From patchwork Fri Feb 23 16:05:30 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: John Garry X-Patchwork-Id: 129370 Delivered-To: patch@linaro.org Received: by 10.80.172.228 with SMTP id x91csp747375edc; Fri, 23 Feb 2018 07:14:28 -0800 (PST) X-Google-Smtp-Source: AH8x226FsMAQ7yYG0xL10Sx/BU72BGuJPrcu6xRm5ynzSEm3sd6GZSkRZC6R7ASOGjtjFrdur2/U X-Received: by 10.98.22.65 with SMTP id 62mr2077052pfw.211.1519398868376; Fri, 23 Feb 2018 07:14:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519398868; cv=none; d=google.com; s=arc-20160816; b=FliEX6LO3joEWoVzUwQUUz9OVwhhG6W1pmab3+2UEb1PcZopDfP9p3lCQE93Dws9Fe SP8bCbp2Br6uqoZq4swYzMqY39Pg+Zi5keAhqt2NOXUBjbVvKBg4OC+M8J0GiN//Uuhx mgmsyIkj9kiH90FJ+7KI2n3pVuGBQ44eelUfoFWb5f2wHn75fvEROm1/rIiHBQRHI+Mx SuoO3JfcAtBnHnyFdpOZSHssjtyN90okvfBXyDFx6WkBB1NKgxrzqDkbJrSqh8vqUIfe p74PpWBDNcCO47jCTSH7Ax+ic8IahsrUl8vUIN04VBpHhUIidhYXa+Oph/VpXx8i1HTf RwQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=pZ9DnRKqZJgqoR05zz6tbkvxnwcUDZkS2Uww84/x/24=; b=SUmbhlOw9YiLYaHD7dishCTgmgYiSTRn4Wqd5KYoPlnpLSo2J7EjknoTYBAT5+sZ7K zK0XmYWszBr8UU3BqioMZ2TX9hDv6918um0/flzu/4QWtSfW3LU6j2g9qzzBrKXD3F3I eeH4GyCME69dui86jmrRxcyS8xskUCJRqxpk2xs570GyDbfMydmAl+vy05r+UWB6QucG BngYddQ1bwIabVgX2P8MUlWAIVnvEnXQ7M1vM8Ki6Ywl9S/qFhT7Ag8Miix3x70qhkW8 yuUvS90RnmUNfn4RgmCdRJxoGPz97J4vm6Dtl5qaGvJDz8AybhPVfoL+6a4NNThCyBa1 1AgA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e6-v6si1962814plo.525.2018.02.23.07.14.28; Fri, 23 Feb 2018 07:14:28 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751895AbeBWPOY (ORCPT + 28 others); Fri, 23 Feb 2018 10:14:24 -0500 Received: from szxga07-in.huawei.com ([45.249.212.35]:39890 "EHLO huawei.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1751785AbeBWPOX (ORCPT ); Fri, 23 Feb 2018 10:14:23 -0500 Received: from DGGEMS413-HUB.china.huawei.com (unknown [172.30.72.58]) by Forcepoint Email with ESMTP id 59FFB6AB46FA1; Fri, 23 Feb 2018 23:14:19 +0800 (CST) Received: from localhost.localdomain (10.67.212.75) by DGGEMS413-HUB.china.huawei.com (10.3.19.213) with Microsoft SMTP Server id 14.3.361.1; Fri, 23 Feb 2018 23:14:14 +0800 From: John Garry To: , , , , , , , , , CC: , , , , "John Garry" Subject: [PATCH v2 09/11] perf vendor events arm64: fixup ThunderX2 to use recommended events Date: Sat, 24 Feb 2018 00:05:30 +0800 Message-ID: <1519401932-205051-10-git-send-email-john.garry@huawei.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1519401932-205051-1-git-send-email-john.garry@huawei.com> References: <1519401932-205051-1-git-send-email-john.garry@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.67.212.75] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch fixes the Cavium ThunderX2 JSON to use event definitions from the ARMv8 recommended events. The brief description is kept for readability, but is not strictly required. Cc: Ganapatrao Kulkarni Signed-off-by: John Garry --- .../arch/arm64/cavium/thunderx2/core-imp-def.json | 60 ++++++++-------------- 1 file changed, 20 insertions(+), 40 deletions(-) -- 1.9.1 diff --git a/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json index 2db45c4..f47bf0f 100644 --- a/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json +++ b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json @@ -1,62 +1,42 @@ [ { - "PublicDescription": "Attributable Level 1 data cache access, read", - "EventCode": "0x40", - "EventName": "l1d_cache_rd", - "BriefDescription": "L1D cache read", + "ArchStdEvent": "0x40", + "BriefDescription": "L1D cache access, read" }, { - "PublicDescription": "Attributable Level 1 data cache access, write ", - "EventCode": "0x41", - "EventName": "l1d_cache_wr", - "BriefDescription": "L1D cache write", + "ArchStdEvent": "0x41", + "BriefDescription": "L1D cache access, write" }, { - "PublicDescription": "Attributable Level 1 data cache refill, read", - "EventCode": "0x42", - "EventName": "l1d_cache_refill_rd", - "BriefDescription": "L1D cache refill read", + "ArchStdEvent": "0x42", + "BriefDescription": "L1D cache refill, read" }, { - "PublicDescription": "Attributable Level 1 data cache refill, write", - "EventCode": "0x43", - "EventName": "l1d_cache_refill_wr", - "BriefDescription": "L1D refill write", + "ArchStdEvent": "0x43", + "BriefDescription": "L1D cache refill, write" }, { - "PublicDescription": "Attributable Level 1 data TLB refill, read", - "EventCode": "0x4C", - "EventName": "l1d_tlb_refill_rd", - "BriefDescription": "L1D tlb refill read", + "ArchStdEvent": "0x4C", + "BriefDescription": "L1D cache refill, inner" }, { - "PublicDescription": "Attributable Level 1 data TLB refill, write", - "EventCode": "0x4D", - "EventName": "l1d_tlb_refill_wr", - "BriefDescription": "L1D tlb refill write", + "ArchStdEvent": "0x4D", + "BriefDescription": "L1D tlb refill, write" }, { - "PublicDescription": "Attributable Level 1 data or unified TLB access, read", - "EventCode": "0x4E", - "EventName": "l1d_tlb_rd", - "BriefDescription": "L1D tlb read", + "ArchStdEvent": "0x4E", + "BriefDescription": "L1D tlb access, read" }, { - "PublicDescription": "Attributable Level 1 data or unified TLB access, write", - "EventCode": "0x4F", - "EventName": "l1d_tlb_wr", - "BriefDescription": "L1D tlb write", + "ArchStdEvent": "0x4F", + "BriefDescription": "L1D tlb access, write" }, { - "PublicDescription": "Bus access read", - "EventCode": "0x60", - "EventName": "bus_access_rd", - "BriefDescription": "Bus access read", + "ArchStdEvent": "0x60", + "BriefDescription": "Bus access read" }, { - "PublicDescription": "Bus access write", - "EventCode": "0x61", - "EventName": "bus_access_wr", - "BriefDescription": "Bus access write", + "ArchStdEvent": "0x61", + "BriefDescription": "Bus access write" } ]