From patchwork Fri Oct 27 06:15:02 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kaihua Zhong X-Patchwork-Id: 117286 Delivered-To: patch@linaro.org Received: by 10.140.22.164 with SMTP id 33csp401043qgn; Thu, 26 Oct 2017 23:22:16 -0700 (PDT) X-Google-Smtp-Source: ABhQp+SZNrjP5yO79pix3ONvm01QAVzrFPg9CIkv/nJn7eQ0S7gHqTXmhHgqy1mb9hGShrSq8Unk X-Received: by 10.159.207.145 with SMTP id z17mr6420462plo.162.1509085336083; Thu, 26 Oct 2017 23:22:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1509085336; cv=none; d=google.com; s=arc-20160816; b=z95aEyvu3jNGnP2bsHaRXVX0CuHMCms602jbyglgqT9oDwJhyDJPUgmmbvHfyhzetG KzVc2Lu7XiVyND/f7kGZpIlqrv3fRt3wUYTzuzp4O7TsRztAkH/XPGRPVq5Od3QZhlkp yHuSDFgiVBHhXaoYQBCIq+fka3npCoOGxWuFCMZVyQBFVne3JTTOVJEpmKcOPUcXPnDq Vb/0Z3l+X/jbNKcd1+Hyqbg9ybr5/LcYSnM9FI7a4dOK/1BvolIiIYzh2miMr1oghisE L8kaEvQPADeOxFwITjX3TJlN2eUVd4NPSAM85b90qLsOS5hkQJUA3WDcGNKWOm4Va92x N/sg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=S8pBMxkdLkTlaBUKAIVBC8cl7M5F8DcdFr5Yp619ZEE=; b=ytg2Kdrt+sfkBrhbUbu5Yc3M71PO5aN1CCXWYy1VIkZnyzsVrFRhzKE4LgNQaUEbSl ntoRbIgZgwbhc7hhJ7RcX+iYUg2Izh9iHnXmZFz+k+QXaBV/fCYOvP2GMCQwJe6/k7EC /8SZlDWPu0RS3QBOL6jG1Y1Yajrtj9xnSMkHMcz2JXLoU5tzu7hj5Ek/fLw31Mftwqxh W0P7zFfP/h7OZbL/WAJa+DLzCrZHEFdW2qg7J7O9Lmn6RrosStUYK5CYxM2EvYJS9H5D u7b3qSpvlifskKbtrNXY2RNrY6tet1bonnelMj4rRTBb8B4jCobjT/4QDghinlmPC+u9 zG9Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e7si4869342pfi.265.2017.10.26.23.22.15; Thu, 26 Oct 2017 23:22:16 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752016AbdJ0GWO (ORCPT + 27 others); Fri, 27 Oct 2017 02:22:14 -0400 Received: from szxga04-in.huawei.com ([45.249.212.190]:9442 "EHLO szxga04-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750930AbdJ0GWD (ORCPT ); Fri, 27 Oct 2017 02:22:03 -0400 Received: from 172.30.72.59 (EHLO DGGEMS414-HUB.china.huawei.com) ([172.30.72.59]) by dggrg04-dlp.huawei.com (MOS 4.4.6-GA FastPath queued) with ESMTP id DJW60883; Fri, 27 Oct 2017 14:15:12 +0800 (CST) Received: from vm167-7.huawei.com (10.177.167.7) by DGGEMS414-HUB.china.huawei.com (10.3.19.214) with Microsoft SMTP Server id 14.3.361.1; Fri, 27 Oct 2017 14:15:06 +0800 From: Kaihua Zhong To: , , , , , CC: , , , , , , , , Subject: [PATCH v2 1/3] dt-bindings: mailbox: Introduce Hi3660 controller binding Date: Fri, 27 Oct 2017 14:15:02 +0800 Message-ID: <1509084904-2505-2-git-send-email-zhongkaihua@huawei.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1509084904-2505-1-git-send-email-zhongkaihua@huawei.com> References: <1509084904-2505-1-git-send-email-zhongkaihua@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.177.167.7] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A020202.59F2CEF1.0029, ss=1, re=0.000, recu=0.000, reip=0.000, cl=1, cld=1, fgs=0, ip=0.0.0.0, so=2014-11-16 11:51:01, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: 35978cd57bed8bd0da003ada3f3bafaa Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Leo Yan Introduce a binding for the Hi3660 mailbox controller, the mailbox is used within application processor (AP), communication processor (CP), HIFI and MCU, etc. Cc: John Stultz Cc: Guodong Xu Cc: Haojian Zhuang Cc: Niranjan Yadla Cc: Raj Pawate Signed-off-by: Leo Yan --- .../bindings/mailbox/hisilicon,hi3660-mailbox.txt | 52 ++++++++++++++++++++++ 1 file changed, 52 insertions(+) create mode 100644 Documentation/devicetree/bindings/mailbox/hisilicon,hi3660-mailbox.txt -- 1.9.1 diff --git a/Documentation/devicetree/bindings/mailbox/hisilicon,hi3660-mailbox.txt b/Documentation/devicetree/bindings/mailbox/hisilicon,hi3660-mailbox.txt new file mode 100644 index 0000000..8a8d7e1 --- /dev/null +++ b/Documentation/devicetree/bindings/mailbox/hisilicon,hi3660-mailbox.txt @@ -0,0 +1,52 @@ +Hisilicon Hi3660 Mailbox Driver + +Hisilicon Hi3660 mailbox controller supports up to 32 channels. Messages +are passed between processors, including application & communication +processors, MCU, HIFI, etc. Each channel is unidirectional and accessed +by using MMIO registers; it supports maximum to 8 words message. + +Controller +---------- + +Required properties: +- compatible: : Shall be "hisilicon,hi3660-mbox" +- reg: : Offset and length of the device's register set +- #mbox-cells: : Must be 3 + <&phandle channel dst_irq ack_irq> + phandle : Label name of controller + channel : Channel number + dst_irq : Remote interrupt vector + ack_irq : Local interrupt vector + +- interrupts: : Contains the two IRQ lines for mailbox. + +Example: + +mailbox: mailbox@e896b000 { + compatible = "hisilicon,hi3660-mbox"; + reg = <0x0 0xe896b000 0x0 0x1000>; + interrupts = <0x0 0xc0 0x4>, + <0x0 0xc1 0x4>; + #mbox-cells = <3>; +}; + +Client +------ + +Required properties: +- compatible : See the client docs +- mboxes : Standard property to specify a Mailbox (See ./mailbox.txt) + Cells must match 'mbox-cells' (See Controller docs above) + +Optional properties +- mbox-names : Name given to channels seen in the 'mboxes' property. + +Example: + +stub_clock: stub_clock { + compatible = "hisilicon,hi3660-stub-clk"; + reg = <0x0 0xe896b500 0x0 0x0100>; + #clock-cells = <1>; + mbox-names = "mbox-tx"; + mboxes = <&mailbox 13 3 0>; +};