From patchwork Mon Oct 23 09:58:42 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 116665 Delivered-To: patch@linaro.org Received: by 10.140.22.164 with SMTP id 33csp4452087qgn; Mon, 23 Oct 2017 03:00:09 -0700 (PDT) X-Received: by 10.99.175.26 with SMTP id w26mr11674387pge.11.1508752809654; Mon, 23 Oct 2017 03:00:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1508752809; cv=none; d=google.com; s=arc-20160816; b=hZ/iRt02tAEPphLWvOQ8ccpXOW2thmnv0ALJ7XFCZwnLaIpICdS3zpuOElexXdp2UM dmFoORKrEJB2jvqFcABO5YfcvG9VL/l+6lMzD59RDw+N4d4XovSDkXDwHARNEX1Vu0ZJ FDkmF0LNxLYTiaypUM37zsOuEDQwHU5072yfZequ8d5kCtA6+RVIH3maI82NVgoYb9F3 Kp6KUkluxgB17cN6BfZdroUdQ6ALTmBebTLv2V0TW+rEYOzTKnyyWGrT305S5rTGl6bo mt34z9mTBmwd99R7PrKNmDnVvff6rVXvx7c+An1dEg4STQL7P0xzmGizPZnYBJQ2MnWv w1QQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=L6Fn1+nCFkAKYjLVEnuWSKbqmlw85VCtA002BGCOXzhzDlAS2arCIzN86Qy7RJCo2R riajPimGfrEct83BYOZJ/lyoUr9WzMYpQkzIGSOBJtGqS09JMP1rYvSDM5CCd8CofmfD rfWUG8ZpgI6hfMFWuqrznJBazjMDSZCQh+yfddruoETHLGuyq6za890gx61tsxAi1m3m JKoeVYaZfziNf3H7JPwXSZfA4jeZflovdSlzO6T4+xcd2gH9BSG6aMVVWuV8nA9CRLqy Rmot41Ak8JCk7WpTkC1BQo4KXPf7krpr9D0Vdr3mDMlAoIQMHflldF68uYIWYEOevIVr TDdA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CKiDK5m1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u9si4696074pgc.615.2017.10.23.03.00.09; Mon, 23 Oct 2017 03:00:09 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CKiDK5m1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751552AbdJWKAG (ORCPT + 27 others); Mon, 23 Oct 2017 06:00:06 -0400 Received: from mail-wm0-f67.google.com ([74.125.82.67]:45386 "EHLO mail-wm0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751424AbdJWJ7u (ORCPT ); Mon, 23 Oct 2017 05:59:50 -0400 Received: by mail-wm0-f67.google.com with SMTP id q124so8381319wmb.0 for ; Mon, 23 Oct 2017 02:59:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=CKiDK5m18CIZ+ejijzMHf6wrf/jF3Kii4CSkHLvXrPiVxjZ2FmJcmKD9WSkwEhahjV /4d223PBhCPhCVBk21Q7OCy+uuo1eRJjWjdjKUDd9L511dBgeNd8V3OKYNNtKudUbBj9 TkyjWuaxQuzzJPp8EcML6fOg13xkP5fBaoHO0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=ditTdU42r32zeIk7v9N66w7/LfDikwUHDUrCZWOalsAd62YKdScd66QtPoMveG1dcw xPsU19kMrK9+rQbqRTUsNuwJ/nX0gZZilMRHKcQqQApESFYiJYkFWSZyPlXcIVcrKkaS rGF5wrZML/gIBeYmn0+MTCJ2aXlguoe4wYxSBBTyEuNF5LQHqPPZOFdBpkahr6dmVqNz xV3Wsjve+zkxd/bfb/niF0OPuKqQcGPwuDnpV5nJIBuL/ZX3gCtcRmdUlQauAPjPfdNP xSw26eVIvyBbMMG0qUiBXkIHG1Okvg+Tfy41K5xsvc7Y+AZpBGHcWDCllmgrYQlvU1gP m8ow== X-Gm-Message-State: AMCzsaXtZK/hEpu12PZagYxQgLmCfK9OGkShgil3fHFyQQ3d5cWO+0f4 KciXKmgmOS/xLTepwqomp7O+hQ== X-Google-Smtp-Source: ABhQp+RBVUkMqnH0s8uCx3a2hD8WmSP7I2qP26XEFvosVQWWnLY/LZUXmS6OlzQA/63vmyEtYq3ivg== X-Received: by 10.28.55.71 with SMTP id e68mr5126319wma.139.1508752789593; Mon, 23 Oct 2017 02:59:49 -0700 (PDT) Received: from lmecxl0911.lme.st.com ([80.214.127.33]) by smtp.gmail.com with ESMTPSA id q188sm3626900wmb.43.2017.10.23.02.59.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 23 Oct 2017 02:59:49 -0700 (PDT) From: Benjamin Gaignard To: robh+dt@kernel.org, mark.rutland@arm.com, linux@armlinux.org.uk, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, daniel.lezcano@linaro.org, tglx@linutronix.de, ludovic.barre@st.com, julien.thierry@arm.com Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Benjamin Gaignard Subject: [PATCH v7 6/6] arm: dts: stm32: remove useless clocksource nodes Date: Mon, 23 Oct 2017 11:58:42 +0200 Message-Id: <1508752722-4489-7-git-send-email-benjamin.gaignard@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1508752722-4489-1-git-send-email-benjamin.gaignard@linaro.org> References: <1508752722-4489-1-git-send-email-benjamin.gaignard@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 16 bits timers aren't accurate enough to be used as clocksource, remove them from stm32f4 and stm32f7 devicetree. Signed-off-by: Benjamin Gaignard --- arch/arm/boot/dts/stm32f429.dtsi | 32 -------------------------------- arch/arm/boot/dts/stm32f746.dtsi | 32 -------------------------------- 2 files changed, 64 deletions(-) -- 2.7.4 diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi index dd7e99b..ac9a3e6 100644 --- a/arch/arm/boot/dts/stm32f429.dtsi +++ b/arch/arm/boot/dts/stm32f429.dtsi @@ -108,14 +108,6 @@ }; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - timers3: timers@40000400 { #address-cells = <1>; #size-cells = <0>; @@ -137,14 +129,6 @@ }; }; - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timers4: timers@40000800 { #address-cells = <1>; #size-cells = <0>; @@ -194,14 +178,6 @@ }; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - timers6: timers@40001000 { #address-cells = <1>; #size-cells = <0>; @@ -218,14 +194,6 @@ }; }; - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - timers7: timers@40001400 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index 5633860..a9077e6 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -82,22 +82,6 @@ status = "disabled"; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timer5: timer@40000c00 { compatible = "st,stm32-timer"; reg = <0x40000c00 0x400>; @@ -105,22 +89,6 @@ clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - rtc: rtc@40002800 { compatible = "st,stm32-rtc"; reg = <0x40002800 0x400>;