From patchwork Wed Oct 18 07:43:34 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 116237 Delivered-To: patch@linaro.org Received: by 10.140.22.163 with SMTP id 32csp5772148qgn; Wed, 18 Oct 2017 00:44:48 -0700 (PDT) X-Received: by 10.159.204.139 with SMTP id t11mr14614907plo.121.1508312688455; Wed, 18 Oct 2017 00:44:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1508312688; cv=none; d=google.com; s=arc-20160816; b=ZHdSyxctdEBpViz1MHh8YygBMKUiO6NheCxHtZwu67a3yojHH/pvtnM5ZjdugrhRxr dkAC3+Soh6/73R/ud6wc63MAHEV5TbEAcpnTJNGu0pJY126/RxskO2GD0rAJBWkt65uT Sg7QJSEf1TCXNiBLb7Olak9AbN/TKBKRvM9Ul8hevgHATnma3iV7OuBaihuxkAIuklZD N/tAPEbnQOpS/Re9uXW70D7KkKUCKEpX2rIrtI6aVVk7KCjkVLPGZ5N4EWtY+mf5EFMW T1HcxZvDm0Xc+UaZ7d0RT/c0DCeY1BDcvTUOScrSyPhcsMgISruiWx9L6UYDThJ8ZH4v IKIA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=gIWPSxDv9HnLB6TufIB4GJXESapUrC/RPiFJ/qfzUXg1yBBgCMB+DixBzGMt8IOOe9 YIbqNFHVJMM5kK96nqLDYaBR2S07OJHPSxMYuk+xOv4Lns0a2/8reENf+i3Zjs9+Pa0J VJ7MPfE8ezexT3+uCWD+yzXl7BgfYKQbgWeV4Quk6zRb5QxPOK15/XVR5EZ0sjL/AYLo faCc1PigCiZdg2lrblcD7bcd9zzenlbsNWTL87SoEETavlcduOqyczBvNnAf2PIT0gJf lKhsDENZYFhf0Ucgqb64kw28jp1CGtb1PO7mUCgJeR3ss1DRU/+xAKMFgSHJi3/apZy5 Tquw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jR7Ezbh3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 90si2316190plc.506.2017.10.18.00.44.48; Wed, 18 Oct 2017 00:44:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jR7Ezbh3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S935700AbdJRHoq (ORCPT + 27 others); Wed, 18 Oct 2017 03:44:46 -0400 Received: from mail-wm0-f53.google.com ([74.125.82.53]:57244 "EHLO mail-wm0-f53.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S935678AbdJRHoD (ORCPT ); Wed, 18 Oct 2017 03:44:03 -0400 Received: by mail-wm0-f53.google.com with SMTP id l68so8269765wmd.5 for ; Wed, 18 Oct 2017 00:44:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=jR7Ezbh3lL/bYJ+8Yja21XSjIai2RRvjXY6A4Q/Hdt9aKyuKi3pm+yDs2F+ndyt87F u5uQT2RSutkUkfhnhQasNQ9s22EqMUnu3PeTcmRVCfi/9LRiCHiBSf0zkOrdXla3XrXm jN0jTsp6clCc8/3xglxcyVciYpWtl/Rpbp9Es= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=ri4OUZbMDVxN4KdGrqAhc6uTd+KhuymOfCcXubS3mCqkHzDRxrN1uZjypYtdZ+J0RJ VBwUdDeyq2xgMVBgpo/ocLvoG5ePBUIFd4z9r4zd/SvW2oNphEPPn3UAK0c5X6iaRCDb vlmD6AR3I86o9EuYurzYO69Gj0HjR00C6+V36BCBa8xKjZfwd5By68LofEIkyCk0RTHS 86TA9afUo0kVZSa2/7ECvcY/EXegceYDFEp/ms0W+g5jwXtg0MIwVeTCHF/MUmRIpdnh cny4Jj1E3SXoNgAdm98XsBwcQBnXPHbK11uOxY9i/+qJjvSizpOhpzHg1hcIVAW4a8ql CI3A== X-Gm-Message-State: AMCzsaWhyHrAD28hlCvbAkex9rkeSXtSjGVjoe8cYcUoJflIEl5is0gW VMTILEn7VgDgL0d8yAN6tPHUOA== X-Google-Smtp-Source: ABhQp+Q/NJxGdV+O14hcONpZlnm1Ky+Mx/ZNG8Z18XcnC1ZRUx09TCJzB4yMKhcL5h0dBI3tfCi1fQ== X-Received: by 10.28.236.216 with SMTP id h85mr5983536wmi.100.1508312641538; Wed, 18 Oct 2017 00:44:01 -0700 (PDT) Received: from lmecxl0911.lme.st.com ([80.215.78.118]) by smtp.gmail.com with ESMTPSA id v78sm7855063wmv.48.2017.10.18.00.43.59 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 18 Oct 2017 00:44:01 -0700 (PDT) From: Benjamin Gaignard To: robh+dt@kernel.org, mark.rutland@arm.com, linux@armlinux.org.uk, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, daniel.lezcano@linaro.org, tglx@linutronix.de, ludovic.barre@st.com Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Benjamin Gaignard Subject: [PATCH v5 4/4] arm: dts: stm32: remove useless clocksource nodes Date: Wed, 18 Oct 2017 09:43:34 +0200 Message-Id: <1508312614-27750-5-git-send-email-benjamin.gaignard@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1508312614-27750-1-git-send-email-benjamin.gaignard@linaro.org> References: <1508312614-27750-1-git-send-email-benjamin.gaignard@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 16 bits timers aren't accurate enough to be used as clocksource, remove them from stm32f4 and stm32f7 devicetree. Signed-off-by: Benjamin Gaignard --- arch/arm/boot/dts/stm32f429.dtsi | 32 -------------------------------- arch/arm/boot/dts/stm32f746.dtsi | 32 -------------------------------- 2 files changed, 64 deletions(-) -- 2.7.4 diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi index dd7e99b..ac9a3e6 100644 --- a/arch/arm/boot/dts/stm32f429.dtsi +++ b/arch/arm/boot/dts/stm32f429.dtsi @@ -108,14 +108,6 @@ }; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - timers3: timers@40000400 { #address-cells = <1>; #size-cells = <0>; @@ -137,14 +129,6 @@ }; }; - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timers4: timers@40000800 { #address-cells = <1>; #size-cells = <0>; @@ -194,14 +178,6 @@ }; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - timers6: timers@40001000 { #address-cells = <1>; #size-cells = <0>; @@ -218,14 +194,6 @@ }; }; - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - timers7: timers@40001400 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index 5633860..a9077e6 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -82,22 +82,6 @@ status = "disabled"; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timer5: timer@40000c00 { compatible = "st,stm32-timer"; reg = <0x40000c00 0x400>; @@ -105,22 +89,6 @@ clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - rtc: rtc@40002800 { compatible = "st,stm32-rtc"; reg = <0x40002800 0x400>;