From patchwork Mon Oct 2 15:51:53 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 114622 Delivered-To: patch@linaro.org Received: by 10.140.22.163 with SMTP id 32csp828455qgn; Mon, 2 Oct 2017 08:52:30 -0700 (PDT) X-Received: by 10.99.105.130 with SMTP id e124mr13007854pgc.420.1506959550200; Mon, 02 Oct 2017 08:52:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1506959550; cv=none; d=google.com; s=arc-20160816; b=AQwue+aYiNv1kTHeIzTT6QZ2Ou7yjlmmd9fC1r0ZD9KUwLDSrnlLBKtn5Y3PV/RRQy OZGS4MN2OyYcY1SudCfQtf1wgCxPAsEr8Xoq0WwzK40iL2PTqsUq+tfy2tSyLtVynVyj /1Tq+i/yIn/bY4utZTM2MGYeCbS0vkz4cCrqTq54nBkJ81uwRaR4GvkAT7Qxa3EKuAPk DP8nZywHpEIeDrfww8SbCOwt/I2U/fp+La0poIe3v6TV8wCHkq9NYmSlOXjuXm1xGih8 zSXA4vbljLXzc1ljkQMLDG1MEenl1G5v6RslN/9HRBihiGoN6mAihocC/aKBfxzEtEue Z7ag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=PUwFkkZDY4AgSSkrUyyHW48zOaqF0B/lcvEG2/ymGl/qnxo4ps2PkApuZPGRZHAp1Z R+3/ou0CGGrT2bcVMSoF52xRpA1U1nG2uA4bdK9KYcyjIa7mBX7y1e8XpcMEOoc6Ly7R 7orJQpD9vj8CIQq6d0i3KgnMKkKe7UWyXOaj24uDDjbHUAtac4kg5uVk36KI5W850073 WirRA4JgOtu9Zw4fnK1/85DBdKw5UM3yZFOjmfpRs2qHWgWpBDzYkY9LpEbJAsdYUo/B EWSWAXljq4V827XaYtJwUVS35oqZXHSJdchGejHfeYA+NORWQLo5GtvUpDbmAecWgXZA BsWQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FVd17/mE; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b126si2977129pgc.595.2017.10.02.08.52.29; Mon, 02 Oct 2017 08:52:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FVd17/mE; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751997AbdJBPw1 (ORCPT + 26 others); Mon, 2 Oct 2017 11:52:27 -0400 Received: from mail-wm0-f50.google.com ([74.125.82.50]:43301 "EHLO mail-wm0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751958AbdJBPwV (ORCPT ); Mon, 2 Oct 2017 11:52:21 -0400 Received: by mail-wm0-f50.google.com with SMTP id m72so7984063wmc.0 for ; Mon, 02 Oct 2017 08:52:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=FVd17/mESK+6TheJhouEb17Qr/hyjeMFxx1zI4d9Ca7KYbCzz1g39BXe87d2L0V4Fh 3Te/WkykuspfZRh/UbHZglxVFtEMISmgZYGR/dKsVSaKNusq2bMx97pJmP6o1aSKPD5y fsfzXmY/RCYeGFH/0Omtymk7YpyAF9oaxioik= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=aFCZJf0qorGQhVrypkxdLbhjZHJYF7AudqXza4/3NQbpudkb/l4MegN5jbQX3HIcN9 +Ckulq8NdP+eJbkTNFbFDhxiXRvnaImF8jS25hrEIn1+4G1SQ7zcgCFL5F/J8gfiqc+n 1e1HczBLj+zJG/GRtQZfyC4F2WUBLSUwgVrmu5L3Kl7OPy+fyEqXDmopDf0CzyRZGr2+ f2xo54uha/xTJuUrJjvSjEePIsmf7z/wfq8n+SMd+qQqIhoUpSt9OeOH7/8lADElJDij GeQAC7rrFUUGTNK27ax6B0sUruzBF/811S7HO2hPSi7XRtfAcaAhx0+f75Qo93J+lJ0/ SVtw== X-Gm-Message-State: AHPjjUgxhX3lACroVQAAijR2nfHaU90sSqBHNtuRCZUdJKvPGVbDyR+W fgEuE5ZzGWVc1E5FrmU0cvNRxw== X-Google-Smtp-Source: AOwi7QB8TZcsYJmGTM5TMZsO4ITvdhndlwqg4XWBiuBhiwEbrEY5XzxoutC8rOHu6BnrtJK0g0W2Tw== X-Received: by 10.28.50.200 with SMTP id y191mr10672940wmy.74.1506959539770; Mon, 02 Oct 2017 08:52:19 -0700 (PDT) Received: from lmecxl0911.lme.st.com ([80.215.74.152]) by smtp.gmail.com with ESMTPSA id w5sm6724879wrg.65.2017.10.02.08.52.17 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 02 Oct 2017 08:52:19 -0700 (PDT) From: Benjamin Gaignard To: robh+dt@kernel.org, mark.rutland@arm.com, linux@armlinux.org.uk, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, daniel.lezcano@linaro.org, tglx@linutronix.de, ludovic.barre@st.com Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Benjamin Gaignard Subject: [PATCH v4 4/4] arm: dts: stm32: remove useless clocksource nodes Date: Mon, 2 Oct 2017 17:51:53 +0200 Message-Id: <1506959513-16851-5-git-send-email-benjamin.gaignard@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1506959513-16851-1-git-send-email-benjamin.gaignard@linaro.org> References: <1506959513-16851-1-git-send-email-benjamin.gaignard@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 16 bits timers aren't accurate enough to be used as clocksource, remove them from stm32f4 and stm32f7 devicetree. Signed-off-by: Benjamin Gaignard --- arch/arm/boot/dts/stm32f429.dtsi | 32 -------------------------------- arch/arm/boot/dts/stm32f746.dtsi | 32 -------------------------------- 2 files changed, 64 deletions(-) -- 2.7.4 diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi index dd7e99b..ac9a3e6 100644 --- a/arch/arm/boot/dts/stm32f429.dtsi +++ b/arch/arm/boot/dts/stm32f429.dtsi @@ -108,14 +108,6 @@ }; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - timers3: timers@40000400 { #address-cells = <1>; #size-cells = <0>; @@ -137,14 +129,6 @@ }; }; - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timers4: timers@40000800 { #address-cells = <1>; #size-cells = <0>; @@ -194,14 +178,6 @@ }; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - timers6: timers@40001000 { #address-cells = <1>; #size-cells = <0>; @@ -218,14 +194,6 @@ }; }; - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - timers7: timers@40001400 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index 5633860..a9077e6 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -82,22 +82,6 @@ status = "disabled"; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timer5: timer@40000c00 { compatible = "st,stm32-timer"; reg = <0x40000c00 0x400>; @@ -105,22 +89,6 @@ clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - rtc: rtc@40002800 { compatible = "st,stm32-rtc"; reg = <0x40002800 0x400>;