From patchwork Tue Jul 18 16:58:45 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jintack Lim X-Patchwork-Id: 108146 Delivered-To: patch@linaro.org Received: by 10.182.45.195 with SMTP id p3csp6148741obm; Tue, 18 Jul 2017 10:00:19 -0700 (PDT) X-Received: by 10.84.169.67 with SMTP id g61mr2694643plb.155.1500397219527; Tue, 18 Jul 2017 10:00:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1500397219; cv=none; d=google.com; s=arc-20160816; b=zAfDnSiQFa4OhiXfNROa7DiaV8+9SBNoRwWM2ygoC1ozv+AQFKZhNjg7g6O++xsdxx KQ7tblA5DGEDYo7pPt8Jqq1Mwerqp1LnwV6pMJwxPM8brslVXWP8FSbDK2w1e+FoqE5B P5CjliugkRs38giSv3VzHivuWX5MFvDngdUop6+FLteJ/jGm1DflXsWK2stKk0hkcnG2 VEivcDHoqGUzR0DOw74P/RNyfF8iKjWHcvaiJehfQX2fdyJB3JQsdklp/xswawZqG1HS lye/KoCd8bzvz6V0tqP2gIZm6ov15uQdmlnmWfJX5J4g+GYDd844H0uZQ97ApLAxRoMM W/+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=sXk26+440EKMeJd7u3TuCLY1cuh9Kulm5tVEytfrl8A=; b=doBruWVtQY6UlizFy/N1koT/SYfnZuW8P5SA8MKao1qIppGec1iZzIuLKBde7fvYBL T3dqO8uBDsvN6CJsNS2hCd7OnMg8LmF9JXk2s1RET7mu8isLb5Lm2TrotkjJJrIv3SS8 UROdSEaKu+fs5GzgegrPxrNVKTFX9mdSE2CtFIb0Axcik3GbqJNPXkcCkJFPLU89bCFO DstHwnvCNnRNnzLuSTb2H/mY3e7hiq7D6uvSzMbTKUtleZMMgGRINkEQNGq8EK0lFsZq BEjHhgjSQvj7R+M+eouwpcf9oyBIOInEA4w5wPW8xEaQdkJyncDs3+qQgKPg9WuCa57u GghA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.b=UqcJcYaB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o187si2115656pfb.37.2017.07.18.10.00.19; Tue, 18 Jul 2017 10:00:19 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.b=UqcJcYaB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752324AbdGRRAR (ORCPT + 25 others); Tue, 18 Jul 2017 13:00:17 -0400 Received: from mail-it0-f47.google.com ([209.85.214.47]:35752 "EHLO mail-it0-f47.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752201AbdGRRAI (ORCPT ); Tue, 18 Jul 2017 13:00:08 -0400 Received: by mail-it0-f47.google.com with SMTP id h199so12463453ith.0 for ; Tue, 18 Jul 2017 10:00:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=sXk26+440EKMeJd7u3TuCLY1cuh9Kulm5tVEytfrl8A=; b=UqcJcYaBXxEx6CKLCNmouTJXwtF0mVKboY8dCZuFm8ueTL8fjmszcaqb3eA2EfFYdo f9BLZKuqqX6kob+QRtk6b21O7xpHK/bfqauj3c5zywdbSUC3R/9HFDiJotuc1zinFGUT WYiWJsGtREVZtO0hd3Czkf1GC676vVuqu+06Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=sXk26+440EKMeJd7u3TuCLY1cuh9Kulm5tVEytfrl8A=; b=C/Mu81uER6STZOF7Du83k/um3J+4jIAIMtdHIecMUb2vEsEp4fWA31vLnhtWcKuBG3 tb52Ycfvptbb3X1YTf+BMeapcS8qIO/XluwG9y89l6QC/jo6GqyisentvE+fArVue8eA DlQM6Vm2p0ab7S2QLBMYZ3pVzlPjNR/rN7hH/mIyDujhdhI8JBsP+Phot4gUn3j+WFtT mKFUFP8i9cfb2I0sighaTOX5aFZvVHhE+jIJdk8aWf264cmhwAG1FHdEWMYUc124Z+Cf r9lEmHynyeRfFHwwkikTyGQ1hfTH2Uj4tmlWarwRsRl25SdP8r0kamMU9q1zoVnU63pM tkFQ== X-Gm-Message-State: AIVw110mbmUrY6IMThvgyeRzuaZR+jlS15Y+ro4wVktGTkZm8S+8sNyD C1SPJ0jAUE+f0A4p X-Received: by 10.36.58.8 with SMTP id m8mr3026648itm.103.1500397207590; Tue, 18 Jul 2017 10:00:07 -0700 (PDT) Received: from node.jintackl-qv26972.kvmarm-pg0.wisc.cloudlab.us (c220g1-030822.wisc.cloudlab.us. [128.104.222.82]) by smtp.gmail.com with ESMTPSA id j96sm1413075ioo.49.2017.07.18.10.00.06 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 18 Jul 2017 10:00:07 -0700 (PDT) From: Jintack Lim To: kvmarm@lists.cs.columbia.edu, christoffer.dall@linaro.org, marc.zyngier@arm.com Cc: corbet@lwn.net, pbonzini@redhat.com, rkrcmar@redhat.com, linux@armlinux.org.uk, catalin.marinas@arm.com, will.deacon@arm.com, akpm@linux-foundation.org, mchehab@kernel.org, cov@codeaurora.org, daniel.lezcano@linaro.org, david.daney@cavium.com, mark.rutland@arm.com, suzuki.poulose@arm.com, stefan@hello-penguin.com, andy.gross@linaro.org, wcohen@redhat.com, ard.biesheuvel@linaro.org, shankerd@codeaurora.org, vladimir.murzin@arm.com, james.morse@arm.com, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Jintack Lim Subject: [RFC PATCH v2 19/38] KVM: arm64: Trap CPACR_EL1 access in virtual EL2 Date: Tue, 18 Jul 2017 11:58:45 -0500 Message-Id: <1500397144-16232-20-git-send-email-jintack.lim@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1500397144-16232-1-git-send-email-jintack.lim@linaro.org> References: <1500397144-16232-1-git-send-email-jintack.lim@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org For the same reason we trap virtual memory register accesses in virtual EL2, we trap CPACR_EL1 access too; We allow the virtual EL2 mode to access EL1 system register state instead of the virtual EL2 one. Signed-off-by: Jintack Lim --- arch/arm64/kvm/hyp/switch.c | 10 +++++++--- arch/arm64/kvm/sys_regs.c | 10 +++++++++- 2 files changed, 16 insertions(+), 4 deletions(-) -- 1.9.1 diff --git a/arch/arm64/kvm/hyp/switch.c b/arch/arm64/kvm/hyp/switch.c index ec91cd08..d513da9 100644 --- a/arch/arm64/kvm/hyp/switch.c +++ b/arch/arm64/kvm/hyp/switch.c @@ -42,7 +42,8 @@ bool __hyp_text __fpsimd_enabled(void) return __fpsimd_is_enabled()(); } -static void __hyp_text __activate_traps_vhe(void) +static void __hyp_text __activate_traps_vhe(struct kvm_vcpu *vcpu) + { u64 val; @@ -54,12 +55,15 @@ static void __hyp_text __activate_traps_vhe(void) write_sysreg(__kvm_hyp_vector, vbar_el1); } -static void __hyp_text __activate_traps_nvhe(void) +static void __hyp_text __activate_traps_nvhe(struct kvm_vcpu *vcpu) + { u64 val; val = CPTR_EL2_DEFAULT; val |= CPTR_EL2_TTA | CPTR_EL2_TFP; + if (vcpu_mode_el2(vcpu)) + val |= CPTR_EL2_TCPAC; write_sysreg(val, cptr_el2); } @@ -99,7 +103,7 @@ static void __hyp_text __activate_traps(struct kvm_vcpu *vcpu) write_sysreg(0, pmselr_el0); write_sysreg(ARMV8_PMU_USERENR_MASK, pmuserenr_el0); write_sysreg(vcpu->arch.mdcr_el2, mdcr_el2); - __activate_traps_arch()(); + __activate_traps_arch()(vcpu); } static void __hyp_text __deactivate_traps_vhe(void) diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c index b83fef2..7062645 100644 --- a/arch/arm64/kvm/sys_regs.c +++ b/arch/arm64/kvm/sys_regs.c @@ -960,6 +960,14 @@ static bool access_vbar(struct kvm_vcpu *vcpu, return true; } +static bool access_cpacr(struct kvm_vcpu *vcpu, + struct sys_reg_params *p, + const struct sys_reg_desc *r) +{ + access_rw(p, &vcpu_sys_reg(vcpu, r->reg)); + return true; +} + /* * Architected system registers. * Important: Must be sorted ascending by Op0, Op1, CRn, CRm, Op2 @@ -1013,7 +1021,7 @@ static bool access_vbar(struct kvm_vcpu *vcpu, { SYS_DESC(SYS_MPIDR_EL1), NULL, reset_mpidr, MPIDR_EL1 }, { SYS_DESC(SYS_SCTLR_EL1), access_vm_reg, reset_val, SCTLR_EL1, 0x00C50078 }, - { SYS_DESC(SYS_CPACR_EL1), NULL, reset_val, CPACR_EL1, 0 }, + { SYS_DESC(SYS_CPACR_EL1), access_cpacr, reset_val, CPACR_EL1, 0 }, { SYS_DESC(SYS_TTBR0_EL1), access_vm_reg, reset_unknown, TTBR0_EL1 }, { SYS_DESC(SYS_TTBR1_EL1), access_vm_reg, reset_unknown, TTBR1_EL1 }, { SYS_DESC(SYS_TCR_EL1), access_vm_reg, reset_val, TCR_EL1, 0 },