From patchwork Tue Jul 18 16:58:38 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jintack Lim X-Patchwork-Id: 108175 Delivered-To: patch@linaro.org Received: by 10.140.101.44 with SMTP id t41csp6190725qge; Tue, 18 Jul 2017 10:10:36 -0700 (PDT) X-Received: by 10.84.238.1 with SMTP id u1mr2714682plk.187.1500397836061; Tue, 18 Jul 2017 10:10:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1500397836; cv=none; d=google.com; s=arc-20160816; b=pSacMi7Sd2DtF6OyCRVXC/rV0M80+wpa5aXwMLxHZV2B3yCv+DYe5Tyaj1zyt8tbbE K9g92MOU4eoaNHktrimqQfnTMQlFoJW0WVO85qZb91intMNu+P6/LheI2MJxDge+njfh S8JYd6B58N0qp+g/KdL2t3PovIvWVuMWP0DdDWN/DZFfucUMpkRZySvAlCoiL6eCuwYx wcAffrWRKw++xzhEjPrlzvENnplUh4v1EHclvH/pmJkcgFhXdCMPoCG3ZMtmfxqiSxrv SiYMV4rPaI89B9aSRsS8+XYujzvmLMEf0EsOT52NtzqYA/aih0EduE0j4d2GvAVzERPH loSQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=qFO2nYoh8D4OMIvdEfNQNJxTIMOtELHgPWAZPezcI9A=; b=upstLJCCnvX/Ls9kNyw7bo5nLNvUpctPF/fLZ2Q5fEOzhcmjYYUMSHC46eOSjKomoz 6w5KN3S+YLyEChmnjsLabiqpShq6wZ60xBuw2yjXJhoNCAzvMDnAf9e1KgSBnMk4E8Qj p0okM+S+9sceW0m1Mv2aWT6i3NaECpUB2XobZ9FkaxHgygSN5WkNT+C5A39JQWOWIps1 AUiJGWyGl2cfeXR/mAlGmYyEyrDhYPPYuIS5bxJJH1luw0qBR50V3kkUwzB1ZwSumrEb ixTYefthXBdTvLMEqw14TyCQuaU9IqfR32H23m75gF7mUlcdh2CcuKfZSU6mUfg3dh+o M3jw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.b=Xyi/zhHy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u9si2193820plk.331.2017.07.18.10.10.35; Tue, 18 Jul 2017 10:10:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.b=Xyi/zhHy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752328AbdGRRKd (ORCPT + 25 others); Tue, 18 Jul 2017 13:10:33 -0400 Received: from mail-io0-f169.google.com ([209.85.223.169]:33448 "EHLO mail-io0-f169.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751402AbdGRQ7z (ORCPT ); Tue, 18 Jul 2017 12:59:55 -0400 Received: by mail-io0-f169.google.com with SMTP id 5so16500604iow.0 for ; Tue, 18 Jul 2017 09:59:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=qFO2nYoh8D4OMIvdEfNQNJxTIMOtELHgPWAZPezcI9A=; b=Xyi/zhHydp5H15LIzKDBt20PuKAoW/sPaOz84cBm/yVDKjoG4F/SE0js8piN0RTBXC /uC6/LlxxJlqTYKJrXgPnMsdB6ZmrVlBbvwxk147dzA5tG4I0Be2wi29kEkAfGBK3pZT 8bxiJrYLNtmdjACTjrcQmH/lqHSXn4Wgbifow= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=qFO2nYoh8D4OMIvdEfNQNJxTIMOtELHgPWAZPezcI9A=; b=pTvHF14/Bwss4s17NdLR+Ge8QjOvLQK2YTZYV93Xp6Vy5hxL4GjtA5OVvRghAM/PXE 6tVDGYuwRAuZZYWdkM/PlVaxLl5hXay3if3bHmpUWQun8oYvevI9mj9m1AbJK5LUMsWK qW1bqMgYnD5q2SaV5XQ1TtwD9rk5DJAcRKDyo6V4T2cg3CyextCV79K3rb4xB5a1i658 cD1iAUMQcXb66hApgmLfHD52xNea8jYz75bE1XnlnPffV70CdZf1p/BnePjqett44aqn RO8FmoDy44heptI3fd0yl4RY1Eir22qW6YUczj3WS4YDIiXOp4loQ+kpH3JbWx6r6rdH F3Qw== X-Gm-Message-State: AIVw113xs5MhokJ5X+1YHinSAFjyC2mj3bmYI0rWu8ZqBZRLjQAhqD+3 p/y4swJUtQEPMQmV X-Received: by 10.107.178.214 with SMTP id b205mr2862569iof.68.1500397194753; Tue, 18 Jul 2017 09:59:54 -0700 (PDT) Received: from node.jintackl-qv26972.kvmarm-pg0.wisc.cloudlab.us (c220g1-030822.wisc.cloudlab.us. [128.104.222.82]) by smtp.gmail.com with ESMTPSA id j96sm1413075ioo.49.2017.07.18.09.59.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 18 Jul 2017 09:59:54 -0700 (PDT) From: Jintack Lim To: kvmarm@lists.cs.columbia.edu, christoffer.dall@linaro.org, marc.zyngier@arm.com Cc: corbet@lwn.net, pbonzini@redhat.com, rkrcmar@redhat.com, linux@armlinux.org.uk, catalin.marinas@arm.com, will.deacon@arm.com, akpm@linux-foundation.org, mchehab@kernel.org, cov@codeaurora.org, daniel.lezcano@linaro.org, david.daney@cavium.com, mark.rutland@arm.com, suzuki.poulose@arm.com, stefan@hello-penguin.com, andy.gross@linaro.org, wcohen@redhat.com, ard.biesheuvel@linaro.org, shankerd@codeaurora.org, vladimir.murzin@arm.com, james.morse@arm.com, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [RFC PATCH v2 12/38] arm64: Add missing TCR hw defines Date: Tue, 18 Jul 2017 11:58:38 -0500 Message-Id: <1500397144-16232-13-git-send-email-jintack.lim@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1500397144-16232-1-git-send-email-jintack.lim@linaro.org> References: <1500397144-16232-1-git-send-email-jintack.lim@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Christoffer Dall Some bits of the TCR weren't defined and since we're about to use these in KVM, add these defines. Signed-off-by: Christoffer Dall --- arch/arm64/include/asm/pgtable-hwdef.h | 6 ++++++ 1 file changed, 6 insertions(+) -- 1.9.1 diff --git a/arch/arm64/include/asm/pgtable-hwdef.h b/arch/arm64/include/asm/pgtable-hwdef.h index eb0c2bd..d26cab7 100644 --- a/arch/arm64/include/asm/pgtable-hwdef.h +++ b/arch/arm64/include/asm/pgtable-hwdef.h @@ -272,9 +272,15 @@ #define TCR_TG1_4K (UL(2) << TCR_TG1_SHIFT) #define TCR_TG1_64K (UL(3) << TCR_TG1_SHIFT) +#define TCR_IPS_SHIFT 32 +#define TCR_IPS_MASK (UL(7) << TCR_IPS_SHIFT) + #define TCR_ASID16 (UL(1) << 36) #define TCR_TBI0 (UL(1) << 37) #define TCR_HA (UL(1) << 39) #define TCR_HD (UL(1) << 40) +#define TCR_EPD1 (UL(1) << 23) +#define TCR_EPD0 (UL(1) << 7) + #endif