From patchwork Tue Jul 4 03:51:53 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Masahiro Yamada X-Patchwork-Id: 106919 Delivered-To: patch@linaro.org Received: by 10.140.101.44 with SMTP id t41csp542069qge; Mon, 3 Jul 2017 20:52:29 -0700 (PDT) X-Received: by 10.84.229.76 with SMTP id d12mr13867325pln.222.1499140349078; Mon, 03 Jul 2017 20:52:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1499140349; cv=none; d=google.com; s=arc-20160816; b=wIlJQA+/CnnDGVXo+76sFYLRWEioTajnK+e0vkHNnFwkaXxvKzPL+KwOKW+90sL0tc E15z6TZvpwWsQJGARkchcVFcaE1zVg3nnXx3XQzW0VZ0K0tP32PCU77hPmHaq1jKfMTz WRC1kGB2Xm01ifdf+MB6ZRJALJxiY0LbycZFWDF528+tXdfpzc356BVHHf66yrnnTzru Tn4hVxgz5MKyngt5Q3Iq3cU0Oc9jxvGP2j4AlkxZkVK43wiMlcqBOWFGWeYbL5T9/mV1 kBUdvZFH6uhCXKGYMcVY9vq9JpOmWL8VurSQ9cIVJFDhTyNbbPt8F67fI4yaR/+9ULbl cbVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:dkim-filter:arc-authentication-results; bh=2v0h30w8UUmB1d1tNdzk7NVZX1qM90UVR9ZcMbNQEqM=; b=UQpx26xaWEBFj5WenxXhMj2iFu1Nd+XBmM1FznZYekh9kas2sV8THdzW/bYJ4FTFqv 2VeMrd4mRx9uGECRPrSbJqGf1qy0D92VROwCYIVYHiEdzg+VSGpTuSAhCxF6J0HNqJz9 es0dMK5zVx/OkBjqTGuaL/APSCpdAKxUFeN4Mch83CF4u517fOVFp0ezgSrZ3lDT1hx+ wygbYanpnJiX4fXoRdPtV1jv+aZp3Jgg3mpxZXxnTRc3sLDBimY7NqVvjBtVgZw3EScl UisUm+nXsG2j2tnNgEnHJTY66muem4vPftuFXKgO5cEViT/hgXq6DeipBG4sr4/b6ZjF K4Uw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nifty.com header.b=cW4Kwwdm; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f5si14518209pln.12.2017.07.03.20.52.28; Mon, 03 Jul 2017 20:52:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nifty.com header.b=cW4Kwwdm; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752141AbdGDDwP (ORCPT + 25 others); Mon, 3 Jul 2017 23:52:15 -0400 Received: from conuserg-10.nifty.com ([210.131.2.77]:46817 "EHLO conuserg-10.nifty.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751734AbdGDDwO (ORCPT ); Mon, 3 Jul 2017 23:52:14 -0400 Received: from pug.e01.socionext.com (p14092-ipngnfx01kyoto.kyoto.ocn.ne.jp [153.142.97.92]) (authenticated) by conuserg-10.nifty.com with ESMTP id v643pvOV001472; Tue, 4 Jul 2017 12:51:57 +0900 DKIM-Filter: OpenDKIM Filter v2.10.3 conuserg-10.nifty.com v643pvOV001472 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nifty.com; s=dec2015msa; t=1499140317; bh=2v0h30w8UUmB1d1tNdzk7NVZX1qM90UVR9ZcMbNQEqM=; h=From:To:Cc:Subject:Date:From; b=cW4KwwdmQhFMSIwbfTjI/Q+WUPpF13wIX60AturU0qLkN9wGpOlECOy64jKqCkFXu EKBuuP1yU4jXuVOMR2Q1X1o5YOI1HzqXwId4ZpjlyeNoV/QigMCBSl/7BKBlu8Lop6 wMnPS3gki0NatrQBmro6ea8uvzIv7J6Jsn5+gtEzD+K0ATHXeQIx9Gefa5dEXLhGPv J3E/rgZbumPDQ2u3Wto5WGxoAxGLrQpF7K5zE6dlfLqPZITYSAqPtGqw3JuAu/0/Sn XGVmErgp6z8xkH9xsAxerr7vtaOCAbDuJIGQRMiELKSZPs2LKumeXKwCEjPvnc7sw5 xEeweNwEm5kFA== X-Nifty-SrcIP: [153.142.97.92] From: Masahiro Yamada To: linux-gpio@vger.kernel.org Cc: Masahiro Yamada , Linus Walleij , linux-kernel@vger.kernel.org Subject: [PATCH] gpio: add COMPILE_TEST to several drivers Date: Tue, 4 Jul 2017 12:51:53 +0900 Message-Id: <1499140313-31592-1-git-send-email-yamada.masahiro@socionext.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org These drivers are actually platform-agnostic. Add COMPILE_TEST for the compilation test coverage. Signed-off-by: Masahiro Yamada --- drivers/gpio/Kconfig | 22 +++++++++++----------- 1 file changed, 11 insertions(+), 11 deletions(-) -- 2.7.4 diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig index f235eae04c16..da82cee24980 100644 --- a/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig @@ -153,7 +153,7 @@ config GPIO_CLPS711X config GPIO_DAVINCI bool "TI Davinci/Keystone GPIO support" default y if ARCH_DAVINCI - depends on ARM && (ARCH_DAVINCI || ARCH_KEYSTONE) + depends on ARM && (ARCH_DAVINCI || ARCH_KEYSTONE || COMPILE_TEST) help Say yes here to enable GPIO support for TI Davinci/Keystone SoCs. @@ -279,7 +279,7 @@ config GPIO_LPC18XX config GPIO_LYNXPOINT tristate "Intel Lynxpoint GPIO support" - depends on ACPI && X86 + depends on ACPI && (X86 || COMPILE_TEST) select GPIOLIB_IRQCHIP help driver for GPIO functionality on Intel Lynxpoint PCH chipset @@ -337,20 +337,20 @@ config GPIO_MPC8XXX config GPIO_MVEBU def_bool y - depends on PLAT_ORION || ARCH_MVEBU + depends on PLAT_ORION || ARCH_MVEBU || COMPILE_TEST depends on OF_GPIO select GENERIC_IRQ_CHIP select REGMAP_MMIO config GPIO_MXC def_bool y - depends on ARCH_MXC + depends on ARCH_MXC || COMPILE_TEST select GPIO_GENERIC select GENERIC_IRQ_CHIP config GPIO_MXS def_bool y - depends on ARCH_MXS + depends on ARCH_MXS || COMPILE_TEST select GPIO_GENERIC select GENERIC_IRQ_CHIP @@ -381,7 +381,7 @@ config GPIO_PL061 config GPIO_PXA bool "PXA GPIO support" - depends on ARCH_PXA || ARCH_MMP + depends on ARCH_PXA || ARCH_MMP || COMPILE_TEST help Say yes here to support the PXA GPIO device @@ -467,7 +467,7 @@ config GPIO_TZ1090_PDC config GPIO_VF610 def_bool y - depends on ARCH_MXC && SOC_VF610 + depends on (ARCH_MXC && SOC_VF610) || COMPILE_TEST select GPIOLIB_IRQCHIP help Say yes here to support Vybrid vf610 GPIOs. @@ -492,7 +492,7 @@ config GPIO_VX855 config GPIO_XGENE bool "APM X-Gene GPIO controller support" - depends on ARM64 && OF_GPIO + depends on (ARM64 || COMPILE_TEST) && OF_GPIO help This driver is to support the GPIO block within the APM X-Gene SoC platform's generic flash controller. The GPIO pins are muxed with @@ -543,7 +543,7 @@ config GPIO_ZEVIO config GPIO_ZYNQ tristate "Xilinx Zynq GPIO support" - depends on ARCH_ZYNQ || ARCH_ZYNQMP + depends on ARCH_ZYNQ || ARCH_ZYNQMP || COMPILE_TEST select GPIOLIB_IRQCHIP help Say yes here to support Xilinx Zynq GPIO controller. @@ -1154,14 +1154,14 @@ config GPIO_BT8XX config GPIO_INTEL_MID bool "Intel MID GPIO support" - depends on X86_INTEL_MID + depends on X86_INTEL_MID || COMPILE_TEST select GPIOLIB_IRQCHIP help Say Y here to support Intel MID GPIO. config GPIO_MERRIFIELD tristate "Intel Merrifield GPIO support" - depends on X86_INTEL_MID + depends on X86_INTEL_MID || COMPILE_TEST select GPIOLIB_IRQCHIP help Say Y here to support Intel Merrifield GPIO.