From patchwork Mon Jun 12 11:05:24 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ding Tianhong X-Patchwork-Id: 103611 Delivered-To: patch@linaro.org Received: by 10.182.29.35 with SMTP id g3csp832193obh; Mon, 12 Jun 2017 04:07:03 -0700 (PDT) X-Received: by 10.84.131.1 with SMTP id 1mr55463269pld.232.1497265623320; Mon, 12 Jun 2017 04:07:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1497265623; cv=none; d=google.com; s=arc-20160816; b=IbBAHKMdJdDqyhsvWvJwRpX2CTCxyhlTKaFHPnF1ye2McP4JHb+MjwXATLqbqAMLY+ 9rGY4MYxc66pMJOCALtTRsHYTRnnH2vjNcLUD9yDI74ugM4mWTChQAzNlo9STaLLSTew 6muWtEIzM8IHj0fbPWm3MXS2GceeGSxTuxJR/LdqyZkZSFdizBH1k6QL1NUc37IRcCVv RLe9xjxPLiI4zSatrZysVwUlhgmrdR0Nx0do1Xm0e3JdZOorYoqZIYaC6E+M+d4Okswm DiBvOi5BUW2wcDHxNu118bYdvAcMbzckz1laWKUmzPKjLbB+9Ws9JBlCuqByn7O2cLgz ReiA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=a2Hc7rIW58uHkBmyX/Y88myOhUSzvS/tgGNRybPXHfE=; b=WpaJiSqknnUReJWmNQaq3q+g9Ag/x26zW/ulTNTb1c0KQkgxk4dm4f83g00q3Gd8Cm gunOVsYdaoykCRqMHb7A+KpI8shGOVY03yX65mksPwBh3zSIFFnDsSXlbL8+lkqVKL3G tqZebu9jVwYSeEvWwWnOUKCfdkopzyiZ2cxTRgxE+uXAWBiUUy/tE10bkFT1lAciLpkb sULjsCEWbcSsqiJdFxMZZQgTIywFyH0/ezzcSnqlMxIpXwv8e6CEJOXcTIFjRbm1hRV3 iGzdI3S7hOUX1pj9w0O098Dbp/i6VCqFY/UzEFqolb7KvU0zAlyD36XMkzvO8chnzTyq pljA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k9si6786842pfk.323.2017.06.12.04.07.02; Mon, 12 Jun 2017 04:07:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752687AbdFLLGf (ORCPT + 25 others); Mon, 12 Jun 2017 07:06:35 -0400 Received: from szxga01-in.huawei.com ([45.249.212.187]:8262 "EHLO szxga01-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752123AbdFLLGd (ORCPT ); Mon, 12 Jun 2017 07:06:33 -0400 Received: from 172.30.72.57 (EHLO dggeml406-hub.china.huawei.com) ([172.30.72.57]) by dggrg01-dlp.huawei.com (MOS 4.4.6-GA FastPath queued) with ESMTP id AQE17775; Mon, 12 Jun 2017 19:06:10 +0800 (CST) Received: from localhost (10.177.23.32) by dggeml406-hub.china.huawei.com (10.3.17.50) with Microsoft SMTP Server id 14.3.301.0; Mon, 12 Jun 2017 19:06:00 +0800 From: Ding Tianhong To: , , , , , , , , , , , , , , , , , , , , , , , CC: Ding Tianhong Subject: [PATCH v4 2/3] PCI: Enable PCIe Relaxed Ordering if supported Date: Mon, 12 Jun 2017 19:05:24 +0800 Message-ID: <1497265525-4752-3-git-send-email-dingtianhong@huawei.com> X-Mailer: git-send-email 1.8.5.2.msysgit.0 In-Reply-To: <1497265525-4752-1-git-send-email-dingtianhong@huawei.com> References: <1497265525-4752-1-git-send-email-dingtianhong@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.177.23.32] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A020201.593E75A4.012A, ss=1, re=0.000, recu=0.000, reip=0.000, cl=1, cld=1, fgs=0, ip=0.0.0.0, so=2014-11-16 11:51:01, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: c5f040871a2fa1d8528684eb2ffb7102 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The PCIe Device Control Register use the bit 4 to indicate that whether the device is permitted to enable relaxed ordering or not. But relaxed ordering is not safe for some platform which could only use strong write ordering, so devices are allowed (but not required) to enable relaxed ordering bit by default. If a PCIe device didn't enable the relaxed ordering attribute default, we should not do anything in the PCIe configuration, otherwise we should check if any of the devices above us do not support relaxed ordering by the PCI_DEV_FLAGS_NO_RELAXED_ORDERING flag, then base on the result if we get a return that indicate that the relaxed ordering is not supported we should update our device to disable relaxed ordering in configuration space. If the device above us doesn't exist or isn't the PCIe device, we shouldn't do anything and skip updating relaxed ordering because we are probably running in a guest machine. Signed-off-by: Ding Tianhong --- drivers/pci/pci.c | 32 ++++++++++++++++++++++++++++++++ drivers/pci/probe.c | 41 +++++++++++++++++++++++++++++++++++++++++ include/linux/pci.h | 2 ++ 3 files changed, 75 insertions(+) -- 1.9.0 diff --git a/drivers/pci/pci.c b/drivers/pci/pci.c index b01bd5b..b44f34c 100644 --- a/drivers/pci/pci.c +++ b/drivers/pci/pci.c @@ -4878,6 +4878,38 @@ int pcie_set_mps(struct pci_dev *dev, int mps) EXPORT_SYMBOL(pcie_set_mps); /** + * pcie_clear_relaxed_ordering - clear PCI Express relaxed ordering bit + * @dev: PCI device to query + * + * If possible clear relaxed ordering + */ +int pcie_clear_relaxed_ordering(struct pci_dev *dev) +{ + return pcie_capability_clear_word(dev, PCI_EXP_DEVCTL, + PCI_EXP_DEVCTL_RELAX_EN); +} +EXPORT_SYMBOL(pcie_clear_relaxed_ordering); + +/** + * pcie_relaxed_ordering_supported - Probe for PCIe relexed ordering support + * @dev: PCI device to query + * + * Returns true if the device support relaxed ordering attribute. + */ +bool pcie_relaxed_ordering_supported(struct pci_dev *dev) +{ + bool ro_supported = false; + u16 v; + + pcie_capability_read_word(dev, PCI_EXP_DEVCTL, &v); + if ((v & PCI_EXP_DEVCTL_RELAX_EN) >> 4) + ro_supported = true; + + return ro_supported; +} +EXPORT_SYMBOL(pcie_relaxed_ordering_supported); + +/** * pcie_get_minimum_link - determine minimum link settings of a PCI device * @dev: PCI device to query * @speed: storage for minimum speed diff --git a/drivers/pci/probe.c b/drivers/pci/probe.c index 19c8950..ed1f717 100644 --- a/drivers/pci/probe.c +++ b/drivers/pci/probe.c @@ -1701,6 +1701,46 @@ static void pci_configure_extended_tags(struct pci_dev *dev) PCI_EXP_DEVCTL_EXT_TAG); } +/** + * pci_dev_should_disable_relaxed_ordering - check if the PCI device + * should disable the relaxed ordering attribute. + * @dev: PCI device + * + * Return true if any of the PCI devices above us do not support + * relaxed ordering. + */ +static bool pci_dev_should_disable_relaxed_ordering(struct pci_dev *dev) +{ + bool ro_disabled = false; + + while (dev) { + if (dev->dev_flags & PCI_DEV_FLAGS_NO_RELAXED_ORDERING) { + ro_disabled = true; + break; + } + dev = dev->bus->self; + } + + return ro_disabled; +} + +static void pci_configure_relaxed_ordering(struct pci_dev *dev) +{ + struct pci_dev *bridge = pci_upstream_bridge(dev); + + if (!pci_is_pcie(dev) || !bridge || !pci_is_pcie(bridge)) + return; + + /* If the releaxed ordering enable bit is not set, do nothing. */ + if (!pcie_relaxed_ordering_supported(dev)) + return; + + if (pci_dev_should_disable_relaxed_ordering(dev)) { + pcie_clear_relaxed_ordering(dev); + dev_info(&dev->dev, "Disable Relaxed Ordering\n"); + } +} + static void pci_configure_device(struct pci_dev *dev) { struct hotplug_params hpp; @@ -1708,6 +1748,7 @@ static void pci_configure_device(struct pci_dev *dev) pci_configure_mps(dev); pci_configure_extended_tags(dev); + pci_configure_relaxed_ordering(dev); memset(&hpp, 0, sizeof(hpp)); ret = pci_get_hp_params(dev, &hpp); diff --git a/include/linux/pci.h b/include/linux/pci.h index e1e8428..9870781 100644 --- a/include/linux/pci.h +++ b/include/linux/pci.h @@ -1105,6 +1105,8 @@ int __pci_enable_wake(struct pci_dev *dev, pci_power_t state, void pci_pme_wakeup_bus(struct pci_bus *bus); void pci_d3cold_enable(struct pci_dev *dev); void pci_d3cold_disable(struct pci_dev *dev); +int pcie_clear_relaxed_ordering(struct pci_dev *dev); +bool pcie_relaxed_ordering_supported(struct pci_dev *dev); static inline int pci_enable_wake(struct pci_dev *dev, pci_power_t state, bool enable)