From patchwork Sun Apr 16 20:27:12 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 97475 Delivered-To: patch@linaro.org Received: by 10.140.109.52 with SMTP id k49csp1087031qgf; Sun, 16 Apr 2017 13:29:20 -0700 (PDT) X-Received: by 10.98.103.217 with SMTP id t86mr8516721pfj.135.1492374560829; Sun, 16 Apr 2017 13:29:20 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z3si8934485plb.59.2017.04.16.13.29.20; Sun, 16 Apr 2017 13:29:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757159AbdDPU3L (ORCPT + 15 others); Sun, 16 Apr 2017 16:29:11 -0400 Received: from mail-wr0-f176.google.com ([209.85.128.176]:35200 "EHLO mail-wr0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756989AbdDPU24 (ORCPT ); Sun, 16 Apr 2017 16:28:56 -0400 Received: by mail-wr0-f176.google.com with SMTP id o21so74479336wrb.2 for ; Sun, 16 Apr 2017 13:28:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=cSyxqrnxkttEZsOK2IssGRGiatsbIBP3KZWJxVxGtN8=; b=S9wQPaRrpe5O4I7mYmc10gyjM5E5Nwx3IImXG2CXfnsLfEA4lbxh9wkw321LxEANZI vGTXNBFgASr6GnW1KlYFEYVmuLfjR/g6N83gAAjlZm3VdYp95NOATkLwWcZKS48ZsPfa YqHaiZHzCnjOsiWjxXakJMcPIka6YDRtMBQu4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=cSyxqrnxkttEZsOK2IssGRGiatsbIBP3KZWJxVxGtN8=; b=SxHAwvqdrmYGGD90YXb8JmKbaa1MMcX7E5X3HU5MyZ4x23LMMBhl2IN5ye4Pe9ZOpP USXBU7UHnClSGJF4cZGwArf9MQLVygyysDf2Ph7oDMn7ZIFPGqebRmFIvfxKIwHc+gU8 BGC+2+eYTX62LWQFJQDsTpnZLiL4fbSzvD67gADX01RnVbqF6dtiZllgO0xEj/Ddfi9O 4GeBJAMR717JJB3tkJbvCO59aiNXz4ny10sRlKoBnQPuux4U4umINtPRAT0EkRGXnWGn gGnDFEQ9nMmorRmvQA6ZXiXnXQfAnt9Rlj9IlvJLJ6CQ3JCueE5fYx6zNhh4pZML5IyI 1LUg== X-Gm-Message-State: AN3rC/5NlvCzm3/fkJ1owxBwNWOCf6RkUwB86aWhb9Yh4bj0EMbnKapv Ox5a041eUQrB36Dc X-Received: by 10.223.131.67 with SMTP id 61mr15991561wrd.57.1492374520532; Sun, 16 Apr 2017 13:28:40 -0700 (PDT) Received: from mai.lan ([2001:41d0:fe90:b800:20c0:6248:a385:db35]) by smtp.gmail.com with ESMTPSA id 81sm7732196wmj.9.2017.04.16.13.28.38 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sun, 16 Apr 2017 13:28:39 -0700 (PDT) From: Daniel Lezcano To: tglx@linutronix.de Cc: linux-kernel@vger.kernel.org, Alexander Kochetkov , Rob Herring , Rob Herring , Mark Rutland , Heiko Stuebner , Huang Tao , Caesar Wang , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-arm-kernel@lists.infradead.org (moderated list:ARM/Rockchip SoC support), linux-rockchip@lists.infradead.org (open list:ARM/Rockchip SoC support) Subject: [PATCH 22/29] dt-bindings: Clarify compatible property for rockchip timers Date: Sun, 16 Apr 2017 22:27:12 +0200 Message-Id: <1492374441-23336-22-git-send-email-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1492374441-23336-1-git-send-email-daniel.lezcano@linaro.org> References: <20170416202542.GV2078@mai> <1492374441-23336-1-git-send-email-daniel.lezcano@linaro.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Alexander Kochetkov Make all properties description in form '"rockchip,-timer", "rockchip,rk3288-timer"' for all chips found in linux kernel. Suggested-by: Heiko Stübner Signed-off-by: Alexander Kochetkov Acked-by: Rob Herring Reviewed-by: Heiko Stuebner Signed-off-by: Daniel Lezcano --- .../devicetree/bindings/timer/rockchip,rk-timer.txt | 12 +++++++++--- 1 file changed, 9 insertions(+), 3 deletions(-) -- 2.7.4 diff --git a/Documentation/devicetree/bindings/timer/rockchip,rk-timer.txt b/Documentation/devicetree/bindings/timer/rockchip,rk-timer.txt index a41b184..16a5f45 100644 --- a/Documentation/devicetree/bindings/timer/rockchip,rk-timer.txt +++ b/Documentation/devicetree/bindings/timer/rockchip,rk-timer.txt @@ -1,9 +1,15 @@ Rockchip rk timer Required properties: -- compatible: shall be one of: - "rockchip,rk3288-timer" - for rk3066, rk3036, rk3188, rk322x, rk3288, rk3368 - "rockchip,rk3399-timer" - for rk3399 +- compatible: should be: + "rockchip,rk3036-timer", "rockchip,rk3288-timer": for Rockchip RK3036 + "rockchip,rk3066-timer", "rockchip,rk3288-timer": for Rockchip RK3066 + "rockchip,rk3188-timer", "rockchip,rk3288-timer": for Rockchip RK3188 + "rockchip,rk3228-timer", "rockchip,rk3288-timer": for Rockchip RK3228 + "rockchip,rk3229-timer", "rockchip,rk3288-timer": for Rockchip RK3229 + "rockchip,rk3288-timer": for Rockchip RK3288 + "rockchip,rk3368-timer", "rockchip,rk3288-timer": for Rockchip RK3368 + "rockchip,rk3399-timer": for Rockchip RK3399 - reg: base address of the timer register starting with TIMERS CONTROL register - interrupts: should contain the interrupts for Timer0 - clocks : must contain an entry for each entry in clock-names