From patchwork Fri Sep 16 15:50:04 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mathieu Poirier X-Patchwork-Id: 76397 Delivered-To: patch@linaro.org Received: by 10.140.106.72 with SMTP id d66csp565125qgf; Fri, 16 Sep 2016 08:51:05 -0700 (PDT) X-Received: by 10.66.5.5 with SMTP id o5mr24106499pao.38.1474041065244; Fri, 16 Sep 2016 08:51:05 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id oy8si10823526pac.126.2016.09.16.08.51.04; Fri, 16 Sep 2016 08:51:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S964969AbcIPPux (ORCPT + 27 others); Fri, 16 Sep 2016 11:50:53 -0400 Received: from mail-io0-f175.google.com ([209.85.223.175]:34078 "EHLO mail-io0-f175.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S964887AbcIPPuW (ORCPT ); Fri, 16 Sep 2016 11:50:22 -0400 Received: by mail-io0-f175.google.com with SMTP id q92so30016487ioi.1 for ; Fri, 16 Sep 2016 08:50:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=3z3h20GTuwAcfDzYGWv8mTIf+V+0jA7krSiBpsUR5v4=; b=eBnwG6L89J/OQGewjyXjgjE0L6WL81FMaoY5aupveCV4D9+JBAiptOA0PucyqD9XMw LypIr64GCcDeoQ5ATLg0BK73ZGhrrIhMmkJHlu1CdJIITE35tOoKE6oYJqi+GmCTzH1B 0a177wm7yZT/9PVEoEjPkJnqx/2VNeoOm865k= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=3z3h20GTuwAcfDzYGWv8mTIf+V+0jA7krSiBpsUR5v4=; b=kDiArH2rfRuRGcyixwGPqBzuNPdJx40/Khgbm4mgsgPPb80waxrJakgkANfQ0BbfCM XG4UsQaSgqTCoxCGB1/gDz0qdnAZLvVxdANKo1tOZT5bJmlTRMvkb4DWUfFRfeRB3ofI 9VYnSY7U/LzMZY90BzTnfka3ThddyNsNGwXrj/6UYOlpfu7dUJqqGYj6UfXFKoVkM5Un SYXmY+zLzOgyFX3QNRvl5gdF7opm6rMtuyn7XnI/eb4RhR93rNg2hGqUO9p00g/C4gQm gA2Sk4uRxbQi5pszj/VEvYfNeKDiPJC0a3MxZkzTr2T1N0JIkewStfNGB4a5RLICjMbN gTSQ== X-Gm-Message-State: AE9vXwM/rLLviwPesNUmVR2Hl6ONlfxybNzlGhpHQUhplbInJnGcDHNJc33mskVl1acu78Sb X-Received: by 10.107.34.197 with SMTP id i188mr26599808ioi.140.1474041021236; Fri, 16 Sep 2016 08:50:21 -0700 (PDT) Received: from t430.cg.shawcable.net (S0106002369de4dac.cg.shawcable.net. [68.147.8.254]) by smtp.gmail.com with ESMTPSA id h63sm3177750ita.12.2016.09.16.08.50.19 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 16 Sep 2016 08:50:20 -0700 (PDT) From: Mathieu Poirier To: acme@kernel.org Cc: acme@infradead.org, peterz@infradead.org, jolsa@kernel.org, mingo@redhat.com, alexander.shishkin@linux.intel.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH V8 7/7] perf tools: adding sink configuration for cs_etm PMU Date: Fri, 16 Sep 2016 09:50:04 -0600 Message-Id: <1474041004-13956-8-git-send-email-mathieu.poirier@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1474041004-13956-1-git-send-email-mathieu.poirier@linaro.org> References: <1474041004-13956-1-git-send-email-mathieu.poirier@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Using the PMU::set_drv_config() callback to enable the CoreSight sink that will be used for the trace session. Signed-off-by: Mathieu Poirier Acked-by: Jiri Olsa --- tools/perf/arch/arm/util/cs-etm.c | 58 +++++++++++++++++++++++++++++++++++++++ tools/perf/arch/arm/util/cs-etm.h | 3 ++ tools/perf/arch/arm/util/pmu.c | 2 ++ 3 files changed, 63 insertions(+) -- 2.7.4 diff --git a/tools/perf/arch/arm/util/cs-etm.c b/tools/perf/arch/arm/util/cs-etm.c index 829c479614f1..47d584da5819 100644 --- a/tools/perf/arch/arm/util/cs-etm.c +++ b/tools/perf/arch/arm/util/cs-etm.c @@ -27,12 +27,16 @@ #include "../../util/auxtrace.h" #include "../../util/cpumap.h" #include "../../util/evlist.h" +#include "../../util/evsel.h" #include "../../util/pmu.h" #include "../../util/thread_map.h" #include "../../util/cs-etm.h" #include +#define ENABLE_SINK_MAX 128 +#define CS_BUS_DEVICE_PATH "/bus/coresight/devices/" + struct cs_etm_recording { struct auxtrace_record itr; struct perf_pmu *cs_etm_pmu; @@ -557,3 +561,57 @@ struct auxtrace_record *cs_etm_record_init(int *err) out: return NULL; } + +static FILE *cs_device__open_file(const char *name) +{ + struct stat st; + char path[PATH_MAX]; + const char *sysfs; + + sysfs = sysfs__mountpoint(); + if (!sysfs) + return NULL; + + snprintf(path, PATH_MAX, + "%s" CS_BUS_DEVICE_PATH "%s", sysfs, name); + + printf("path: %s\n", path); + + if (stat(path, &st) < 0) + return NULL; + + return fopen(path, "w"); + +} + +static __attribute__((format(printf, 2, 3))) +int cs_device__print_file(const char *name, const char *fmt, ...) +{ + va_list args; + FILE *file; + int ret = -EINVAL; + + va_start(args, fmt); + file = cs_device__open_file(name); + if (file) { + ret = vfprintf(file, fmt, args); + fclose(file); + } + va_end(args); + return ret; +} + +int cs_etm_set_drv_config(struct perf_evsel_config_term *term) +{ + int ret; + char enable_sink[ENABLE_SINK_MAX]; + + snprintf(enable_sink, ENABLE_SINK_MAX, "%s/%s", + term->val.drv_cfg, "enable_sink"); + + ret = cs_device__print_file(enable_sink, "%d", 1); + if (ret < 0) + return ret; + + return 0; +} diff --git a/tools/perf/arch/arm/util/cs-etm.h b/tools/perf/arch/arm/util/cs-etm.h index 909f486d02d1..5256741be549 100644 --- a/tools/perf/arch/arm/util/cs-etm.h +++ b/tools/perf/arch/arm/util/cs-etm.h @@ -18,6 +18,9 @@ #ifndef INCLUDE__PERF_CS_ETM_H__ #define INCLUDE__PERF_CS_ETM_H__ +#include "../../util/evsel.h" + struct auxtrace_record *cs_etm_record_init(int *err); +int cs_etm_set_drv_config(struct perf_evsel_config_term *term); #endif diff --git a/tools/perf/arch/arm/util/pmu.c b/tools/perf/arch/arm/util/pmu.c index af9fb666b44f..98d67399a0d6 100644 --- a/tools/perf/arch/arm/util/pmu.c +++ b/tools/perf/arch/arm/util/pmu.c @@ -19,6 +19,7 @@ #include #include +#include "cs-etm.h" #include "../../util/pmu.h" struct perf_event_attr @@ -28,6 +29,7 @@ struct perf_event_attr if (!strcmp(pmu->name, CORESIGHT_ETM_PMU_NAME)) { /* add ETM default config here */ pmu->selectable = true; + pmu->set_drv_config = cs_etm_set_drv_config; } #endif return NULL;