From patchwork Thu Apr 21 11:04:33 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 66365 Delivered-To: patch@linaro.org Received: by 10.140.93.198 with SMTP id d64csp73645qge; Thu, 21 Apr 2016 04:05:55 -0700 (PDT) X-Received: by 10.67.14.98 with SMTP id ff2mr19577674pad.105.1461236754953; Thu, 21 Apr 2016 04:05:54 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id kq10si679778pab.242.2016.04.21.04.05.54; Thu, 21 Apr 2016 04:05:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752524AbcDULFq (ORCPT + 29 others); Thu, 21 Apr 2016 07:05:46 -0400 Received: from mail-wm0-f48.google.com ([74.125.82.48]:37894 "EHLO mail-wm0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752443AbcDULFY (ORCPT ); Thu, 21 Apr 2016 07:05:24 -0400 Received: by mail-wm0-f48.google.com with SMTP id u206so126298049wme.1 for ; Thu, 21 Apr 2016 04:05:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=+aPchtUtOtxnwOh3M/ynfwhwjnwfkrqwxtprcPvf30s=; b=Z9mlNYLJ+MJlM7BEHtfy5wLQ3tdksWfF/+qlXw+4Ix+Ja4svvJb5R3Jw+GUx/AYTaQ 6U9igw3rSMejjUoDrzrnfYar0dg+n6EwceE8gm9sD1M1sGUJz40qpo3iAzc51pP/cGgx TrIJ5KGxg6qFr0wRdKYlnFjOLpzh6DmSeBrMc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=+aPchtUtOtxnwOh3M/ynfwhwjnwfkrqwxtprcPvf30s=; b=XBcc1Ha5U8Dn50Sxkfcn+ikpXjhhDN2jXQETOqy+SH7m8Fp5zlwQ2I9bZStjdIZkXJ kzEfftCjE0s3FsGtLix6ZSxwzOyAsaASrjQH/03L/0vOGRYZ2+fdSXAWknTgbgAnL8St kspki5g06O9lWaYryBTcymSwVRVAij3KQt7dtEWduQaFHkRdPTbXTJw+UvJpidJNaZEA 1Kl8hLNF6RqlCT095z2+GwPc0Gtwctm9EcH4v3JE4ilNnhj2Cwxu3HBaAYcH5RVGV13N eWWD1n+PfEnWocSZaV0LMYsSZtsy+h/n9jC5vRQIBKERH75cwtiQecwuiZRU2eYbtjw4 Mtsg== X-Gm-Message-State: AOPr4FW7r+Mb40InIKtFzcIozOefZghb9rRM8BZiVp/EFx+gerc2W/3WjaOcNp3FdCpJckAW X-Received: by 10.28.7.211 with SMTP id 202mr18427434wmh.102.1461236718245; Thu, 21 Apr 2016 04:05:18 -0700 (PDT) Received: from localhost.localdomain (cpc84787-aztw28-2-0-cust15.18-1.cable.virginm.net. [82.37.140.16]) by smtp.gmail.com with ESMTPSA id v143sm9184279wmv.4.2016.04.21.04.05.16 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 21 Apr 2016 04:05:17 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com, maxime.coquelin@st.com, patrice.chotard@st.com, vinod.koul@intel.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, arnd@arndb.de, broonie@kernel.org, ludovic.barre@st.com Subject: [PATCH 16/18] ARM: STi: DT: STiH407: Add uniperif player dt nodes Date: Thu, 21 Apr 2016 12:04:33 +0100 Message-Id: <1461236675-10176-17-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1461236675-10176-1-git-send-email-peter.griffin@linaro.org> References: <1461236675-10176-1-git-send-email-peter.griffin@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds the DT nodes for the uniperif player IP blocks found on STiH407 family silicon. Signed-off-by: Peter Griffin --- arch/arm/boot/dts/stih407-family.dtsi | 76 +++++++++++++++++++++++++++++++++++ 1 file changed, 76 insertions(+) -- 1.9.1 diff --git a/arch/arm/boot/dts/stih407-family.dtsi b/arch/arm/boot/dts/stih407-family.dtsi index 740c443..af184c4 100644 --- a/arch/arm/boot/dts/stih407-family.dtsi +++ b/arch/arm/boot/dts/stih407-family.dtsi @@ -754,5 +754,81 @@ pinctrl-names = "default"; pinctrl-0 = <&pinctrl_spdif_out >; }; + + sti_uni_player0: sti-uni-player@0 { + compatible = "st,sti-uni-player"; + status = "disabled"; + #sound-dai-cells = <0>; + st,syscfg = <&syscfg_core>; + clocks = <&clk_s_d0_flexgen CLK_PCM_0>; + assigned-clocks = <&clk_s_d0_flexgen CLK_PCM_0>; + assigned-clock-parents = <&clk_s_d0_quadfs 0>; + assigned-clock-rates = <50000000>; + reg = <0x8D80000 0x158>; + interrupts = ; + dmas = <&fdma0 2 0 1>; + dai-name = "Uni Player #0 (HDMI)"; + dma-names = "tx"; + st,uniperiph-id = <0>; + st,version = <5>; + st,mode = "HDMI"; + }; + + sti_uni_player1: sti-uni-player@1 { + compatible = "st,sti-uni-player"; + status = "disabled"; + #sound-dai-cells = <0>; + st,syscfg = <&syscfg_core>; + clocks = <&clk_s_d0_flexgen CLK_PCM_1>; + assigned-clocks = <&clk_s_d0_flexgen CLK_PCM_1>; + assigned-clock-parents = <&clk_s_d0_quadfs 1>; + assigned-clock-rates = <50000000>; + reg = <0x8D81000 0x158>; + interrupts = ; + dmas = <&fdma0 3 0 1>; + dai-name = "Uni Player #1 (PIO)"; + dma-names = "tx"; + st,uniperiph-id = <1>; + st,version = <5>; + st,mode = "PCM"; + }; + + sti_uni_player2: sti-uni-player@2 { + compatible = "st,sti-uni-player"; + status = "disabled"; + #sound-dai-cells = <0>; + st,syscfg = <&syscfg_core>; + clocks = <&clk_s_d0_flexgen CLK_PCM_2>; + assigned-clocks = <&clk_s_d0_flexgen CLK_PCM_2>; + assigned-clock-parents = <&clk_s_d0_quadfs 2>; + assigned-clock-rates = <50000000>; + reg = <0x8D82000 0x158>; + interrupts = ; + dmas = <&fdma0 4 0 1>; + dai-name = "Uni Player #1 (DAC)"; + dma-names = "tx"; + st,uniperiph-id = <2>; + st,version = <5>; + st,mode = "PCM"; + }; + + sti_uni_player3: sti-uni-player@3 { + compatible = "st,sti-uni-player"; + status = "disabled"; + #sound-dai-cells = <0>; + st,syscfg = <&syscfg_core>; + clocks = <&clk_s_d0_flexgen CLK_SPDIFF>; + assigned-clocks = <&clk_s_d0_flexgen CLK_SPDIFF>; + assigned-clock-parents = <&clk_s_d0_quadfs 3>; + assigned-clock-rates = <50000000>; + reg = <0x8D85000 0x158>; + interrupts = ; + dmas = <&fdma0 7 0 1>; + dma-names = "tx"; + dai-name = "Uni Player #1 (PIO)"; + st,uniperiph-id = <3>; + st,version = <5>; + st,mode = "SPDIF"; + }; }; };