From patchwork Tue Apr 5 13:27:27 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 65074 Delivered-To: patch@linaro.org Received: by 10.112.199.169 with SMTP id jl9csp466270lbc; Tue, 5 Apr 2016 06:30:22 -0700 (PDT) X-Received: by 10.98.74.209 with SMTP id c78mr29335284pfj.90.1459863021660; Tue, 05 Apr 2016 06:30:21 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m3si2808740pfi.8.2016.04.05.06.30.21; Tue, 05 Apr 2016 06:30:21 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932906AbcDENaD (ORCPT + 29 others); Tue, 5 Apr 2016 09:30:03 -0400 Received: from mail-pa0-f50.google.com ([209.85.220.50]:34706 "EHLO mail-pa0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932862AbcDEN37 (ORCPT ); Tue, 5 Apr 2016 09:29:59 -0400 Received: by mail-pa0-f50.google.com with SMTP id fe3so10859151pab.1 for ; Tue, 05 Apr 2016 06:29:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=AQVfwtsYFrUCq6tNSaa7sN825dnrGplYVI3maRZd+7U=; b=hrH0NUroMQ6MTDucUA4MPq5ws3D48xrgkZf1cYGBbWGrXY3GPUx5n2egjtnn+PC8QL 2pI/V248pj65SG67DUgnSpFal/2X+NUg/HDtnXAaEBEYZpV2P8LJHL47Yid/hGX0hGrn SHFligXC+oOO5duGeWOWi4G7uBZem2VvFp6AA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=AQVfwtsYFrUCq6tNSaa7sN825dnrGplYVI3maRZd+7U=; b=EJxRjArPw3GDfehadChCyD0pkHktY/kXVEwpKuscCC/q7hsEpj5H8hjgKV645oV7Ew F5/YVVbz+WZdb/RBEyIQ5lRCfD1YQYfpo0uEIQpeAwm3C9xJ4ZFTfRihqx9MHfDnm5Ok kqwOMc+1PP/mjVTGbq2RSPvpbYggpLqcPcJHOjsTUjsGkKU7YUHp9rDqoJUYOg/CZxja U4sgCddPyhlk0mpZ9SHLOtUBUCUJnBuPuMjyOHRXZJr23ks3p//3SN45ihQqYGDkbR+X u00jT+MoC+wJxmZlHtBHZz5z1ZsR0QGubLIrfGG3c5GtZ9YSEHEAxDUyuFbb62HDqPro 5qsA== X-Gm-Message-State: AD7BkJJ7S4uuFi+lQW7Mk9/JoQWVHR+cF7Rz6zi/0A07EwOdKE3tk1QXk5Nlwp8uZc42Ot+0 X-Received: by 10.67.8.100 with SMTP id dj4mr62300443pad.88.1459862998956; Tue, 05 Apr 2016 06:29:58 -0700 (PDT) Received: from localhost.localdomain ([45.56.152.49]) by smtp.gmail.com with ESMTPSA id wh9sm8060481pab.8.2016.04.05.06.29.52 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 05 Apr 2016 06:29:58 -0700 (PDT) From: Guodong Xu To: xuwei5@hisilicon.com, mark.rutland@arm.com, robh@kernel.org, grant.likely@secretlab.ca, linus.walleij@linaro.org, arnd.bergmann@linaro.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kong.kongxinwei@hisilicon.com, Leo Yan Subject: [PATCH v3 03/16] arm64: dts: enable idle states for Hi6220 Date: Tue, 5 Apr 2016 21:27:27 +0800 Message-Id: <1459862860-9775-4-git-send-email-guodong.xu@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1459862860-9775-1-git-send-email-guodong.xu@linaro.org> References: <1459862860-9775-1-git-send-email-guodong.xu@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Leo Yan Add cpu and cluster level's low power state for Hi6220. Acked-by: Sudeep Holla Signed-off-by: Leo Yan --- arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 31 +++++++++++++++++++++++++++++++ 1 file changed, 31 insertions(+) -- 1.9.1 diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi index b975286..dc7f21a 100644 --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi @@ -53,11 +53,35 @@ }; }; + idle-states { + entry-method = "psci"; + + CPU_SLEEP: cpu-sleep { + compatible = "arm,idle-state"; + local-timer-stop; + arm,psci-suspend-param = <0x0010000>; + entry-latency-us = <700>; + exit-latency-us = <250>; + min-residency-us = <1000>; + }; + + CLUSTER_SLEEP: cluster-sleep { + compatible = "arm,idle-state"; + local-timer-stop; + arm,psci-suspend-param = <0x1010000>; + entry-latency-us = <1000>; + exit-latency-us = <700>; + min-residency-us = <2700>; + wakeup-latency-us = <1500>; + }; + }; + cpu0: cpu@0 { compatible = "arm,cortex-a53", "arm,armv8"; device_type = "cpu"; reg = <0x0 0x0>; enable-method = "psci"; + cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; cpu1: cpu@1 { @@ -65,6 +89,7 @@ device_type = "cpu"; reg = <0x0 0x1>; enable-method = "psci"; + cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; cpu2: cpu@2 { @@ -72,6 +97,7 @@ device_type = "cpu"; reg = <0x0 0x2>; enable-method = "psci"; + cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; cpu3: cpu@3 { @@ -79,6 +105,7 @@ device_type = "cpu"; reg = <0x0 0x3>; enable-method = "psci"; + cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; cpu4: cpu@100 { @@ -86,6 +113,7 @@ device_type = "cpu"; reg = <0x0 0x100>; enable-method = "psci"; + cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; cpu5: cpu@101 { @@ -93,6 +121,7 @@ device_type = "cpu"; reg = <0x0 0x101>; enable-method = "psci"; + cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; cpu6: cpu@102 { @@ -100,6 +129,7 @@ device_type = "cpu"; reg = <0x0 0x102>; enable-method = "psci"; + cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; cpu7: cpu@103 { @@ -107,6 +137,7 @@ device_type = "cpu"; reg = <0x0 0x103>; enable-method = "psci"; + cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>; }; };