From patchwork Wed Mar 23 19:47:09 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 64264 Delivered-To: patch@linaro.org Received: by 10.112.199.169 with SMTP id jl9csp232422lbc; Wed, 23 Mar 2016 12:47:33 -0700 (PDT) X-Received: by 10.98.65.215 with SMTP id g84mr6772775pfd.94.1458762452243; Wed, 23 Mar 2016 12:47:32 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t28si6349351pfi.71.2016.03.23.12.47.31; Wed, 23 Mar 2016 12:47:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932433AbcCWTrS (ORCPT + 29 others); Wed, 23 Mar 2016 15:47:18 -0400 Received: from mail-wm0-f42.google.com ([74.125.82.42]:36012 "EHLO mail-wm0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756615AbcCWTrO (ORCPT ); Wed, 23 Mar 2016 15:47:14 -0400 Received: by mail-wm0-f42.google.com with SMTP id r129so150372735wmr.1 for ; Wed, 23 Mar 2016 12:47:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=sZd/Ne6zJ/TVQJSrtlXZy/dBh63/Yz29dMpBnIuUYWI=; b=EMosjRm0dvwf3ZX1sBBsmZ54LSet6CzbAqC/0RvxY9SzgsiBKdC3BXDbC2H3roUDEp WClurUj2Xz2DxJRlh6y/0zM8BhwDvlHTh+ok3M8wsVA+1VvdItQ75+be4Ci5bimuCL5+ v0XCor/y9FQdLLXCjbJUpUutPaAFAt4tBJ0qc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=sZd/Ne6zJ/TVQJSrtlXZy/dBh63/Yz29dMpBnIuUYWI=; b=cADMDdQCu1qnDnSxku+eW3KYqLZZw46Zn3pAyTICc0FpIUTyGRt4XvVrTlq9W9lp6v JudKSdkG3rXvHv3bcvB53KbH6G1K7AI6kn7RIrvXQpullDY2ARcVwoDxU2lrLDNuY3p8 gnKSp1aXfHSYoL71ohPd2roixka8lBU7wWLHkQVuqSqehcCE64VgeQHQp0qCcyK/1ev6 hcmacEsx/GpujPc5i9Br20a0Fp5EsW+/AhLGVcpyckFx9VYaAyJ6NbFMvOxyl9OfhQXm xY0XQqMCr21eK0NMb1jzYOxxkEsyM3fvvzU/AQVfNDkXrvc1JTyyhnwg8RrgVlrCxzR0 nPlQ== X-Gm-Message-State: AD7BkJIPYgcX36V+j/SNoqhmYtu0KS7hJt2MmKg6lF2YyCLJs2IBdq2O77ymu+1D/JRgfxen X-Received: by 10.194.84.66 with SMTP id w2mr5395180wjy.6.1458762432646; Wed, 23 Mar 2016 12:47:12 -0700 (PDT) Received: from localhost.localdomain (host-92-17-247-99.as13285.net. [92.17.247.99]) by smtp.gmail.com with ESMTPSA id u3sm23627249wmg.15.2016.03.23.12.47.11 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 23 Mar 2016 12:47:12 -0700 (PDT) From: Srinivas Kandagatla To: Andy Gross , linux-arm-msm@vger.kernel.org Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-soc@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH 02/12] ARM: dts: apq8064: add support to gsbi1 uart Date: Wed, 23 Mar 2016 19:47:09 +0000 Message-Id: <1458762429-9397-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.5.0 In-Reply-To: <1458762366-9233-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1458762366-9233-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds support to gsbi1 uart and its pinctrls nodes. Signed-off-by: Srinivas Kandagatla --- arch/arm/boot/dts/qcom-apq8064-pins.dtsi | 14 ++++++++++++++ arch/arm/boot/dts/qcom-apq8064.dtsi | 10 ++++++++++ 2 files changed, 24 insertions(+) -- 2.5.0 diff --git a/arch/arm/boot/dts/qcom-apq8064-pins.dtsi b/arch/arm/boot/dts/qcom-apq8064-pins.dtsi index b57c59d..8bb5e5f 100644 --- a/arch/arm/boot/dts/qcom-apq8064-pins.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064-pins.dtsi @@ -39,6 +39,20 @@ }; }; + gsbi1_uart_2pins: gsbi1_uart_2pins { + mux { + pins = "gpio18", "gpio19"; + function = "gsbi1"; + }; + }; + + gsbi1_uart_4pins: gsbi1_uart_4pins { + mux { + pins = "gpio18", "gpio19", "gpio20", "gpio21"; + function = "gsbi1"; + }; + }; + i2c2_pins: i2c2 { mux { pins = "gpio24", "gpio25"; diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index c6ff8fc..81b4290 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -225,6 +225,16 @@ syscon-tcsr = <&tcsr>; + gsbi1_serial: serial@12450000 { + compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm"; + reg = <0x12450000 0x100>, + <0x12400000 0x03>; + interrupts = <0 193 0x0>; + clocks = <&gcc GSBI1_UART_CLK>, <&gcc GSBI1_H_CLK>; + clock-names = "core", "iface"; + status = "disabled"; + }; + gsbi1_i2c: i2c@12460000 { compatible = "qcom,i2c-qup-v1.1.1"; pinctrl-0 = <&i2c1_pins>;