From patchwork Mon Feb 1 17:28:55 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 60950 Delivered-To: patch@linaro.org Received: by 10.112.130.2 with SMTP id oa2csp170462lbb; Mon, 1 Feb 2016 09:29:10 -0800 (PST) X-Received: by 10.66.253.198 with SMTP id ac6mr39956999pad.37.1454347749998; Mon, 01 Feb 2016 09:29:09 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id we3si25354314pab.52.2016.02.01.09.29.09; Mon, 01 Feb 2016 09:29:09 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dkim=pass header.i=@linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754625AbcBAR3D (ORCPT + 30 others); Mon, 1 Feb 2016 12:29:03 -0500 Received: from mail-wm0-f41.google.com ([74.125.82.41]:35451 "EHLO mail-wm0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754599AbcBAR27 (ORCPT ); Mon, 1 Feb 2016 12:28:59 -0500 Received: by mail-wm0-f41.google.com with SMTP id r129so81602361wmr.0 for ; Mon, 01 Feb 2016 09:28:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=ud2iISJOPk78LYfB43mQAWeD/NJCejnEYP7WW2mFdZg=; b=ZK7228J5v0ZEZkK+c3PugwfU25mcRba3KttgocqZpARffqJt6cxkOCiJZdRHwEN/5v QUcz+7lshZuto1ZPYplPbFkic2wMCLX7dMp5N5CaKMkNhqf7HWl6vj8vMn5t9sBvjAZ2 qhGF+Jmmhaw5xpeuq3KKajHzJRX1/SQEmORrM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ud2iISJOPk78LYfB43mQAWeD/NJCejnEYP7WW2mFdZg=; b=RmGSiVa/ul0cNORN3zdARj0nas5PB6X4297fseMbUDrJkAbi4NfnV5n/FnU8C9sBfQ vq9jIIbaT0fHv/y9q1HkCfmdZ3QqYQn8XdGHZtFl5r+QLmFPpfuwv+SBLrxgb9XQNtL2 Y4XUT0ZOIjI+BWtgx0fGoFcOrdzKXK1APCoWdGzSckyfHmWyYT9XQzQMct07Kn8bSgWr 8a/IO5axpQpxQ3Ipfs5PmFW04vf4jNGJRTAUKEFqViAzG2XCTzRKnmRv1fShLWmeWU4U sgCfPsP90i5BsfW2B6ML0cRVKC2hFnH+Y0a+2dwZd3oUb8f7HqeDVUnYo7on5vsqB6Ea zHXg== X-Gm-Message-State: AG10YORVIaK4dBizbcYElA+fhwTn+h4gzqwNMipAy/WWmChHDM5uHKUcyFX5vYkICM/HKe0O X-Received: by 10.28.97.11 with SMTP id v11mr13930096wmb.42.1454347737824; Mon, 01 Feb 2016 09:28:57 -0800 (PST) Received: from localhost.localdomain (host-92-13-246-184.as43234.net. [92.13.246.184]) by smtp.gmail.com with ESMTPSA id p9sm30160257wjy.41.2016.02.01.09.28.56 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 01 Feb 2016 09:28:57 -0800 (PST) From: Srinivas Kandagatla To: Patrick Lai , alsa-devel@alsa-project.org Cc: Banajit Goswami , Liam Girdwood , Mark Brown , Jaroslav Kysela , Takashi Iwai , linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH RFC 07/15] ASoC: qcom: add mic related i2s control register defines Date: Mon, 1 Feb 2016 17:28:55 +0000 Message-Id: <1454347735-10654-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1454347622-9970-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1454347622-9970-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds mic related bitmasks and offsets in the i2c control register. Signed-off-by: Srinivas Kandagatla --- sound/soc/qcom/lpass-lpaif-reg.h | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) -- 1.9.1 diff --git a/sound/soc/qcom/lpass-lpaif-reg.h b/sound/soc/qcom/lpass-lpaif-reg.h index 95e22f1..8a64d1a 100644 --- a/sound/soc/qcom/lpass-lpaif-reg.h +++ b/sound/soc/qcom/lpass-lpaif-reg.h @@ -47,6 +47,28 @@ #define LPAIF_I2SCTL_SPKMONO_STEREO (0 << LPAIF_I2SCTL_SPKMONO_SHIFT) #define LPAIF_I2SCTL_SPKMONO_MONO (1 << LPAIF_I2SCTL_SPKMONO_SHIFT) +#define LPAIF_I2SCTL_MICEN_MASK GENMASK(8, 8) +#define LPAIF_I2SCTL_MICEN_SHIFT 8 +#define LPAIF_I2SCTL_MICEN_DISABLE (0 << LPAIF_I2SCTL_MICEN_SHIFT) +#define LPAIF_I2SCTL_MICEN_ENABLE (1 << LPAIF_I2SCTL_MICEN_SHIFT) + +#define LPAIF_I2SCTL_MICMODE_MASK GENMASK(7, 4) +#define LPAIF_I2SCTL_MICMODE_SHIFT 4 +#define LPAIF_I2SCTL_MICMODE_NONE (0 << LPAIF_I2SCTL_MICMODE_SHIFT) +#define LPAIF_I2SCTL_MICMODE_SD0 (1 << LPAIF_I2SCTL_MICMODE_SHIFT) +#define LPAIF_I2SCTL_MICMODE_SD1 (2 << LPAIF_I2SCTL_MICMODE_SHIFT) +#define LPAIF_I2SCTL_MICMODE_SD2 (3 << LPAIF_I2SCTL_MICMODE_SHIFT) +#define LPAIF_I2SCTL_MICMODE_SD3 (4 << LPAIF_I2SCTL_MICMODE_SHIFT) +#define LPAIF_I2SCTL_MICMODE_QUAD01 (5 << LPAIF_I2SCTL_MICMODE_SHIFT) +#define LPAIF_I2SCTL_MICMODE_QUAD02 (6 << LPAIF_I2SCTL_MICMODE_SHIFT) +#define LPAIF_I2SCTL_MICMODE_6CH (7 << LPAIF_I2SCTL_MICMODE_SHIFT) +#define LPAIF_I2SCTL_MICMODE_8CH (8 << LPAIF_I2SCTL_MICMODE_SHIFT) + +#define LPAIF_I2SCTL_MIMONO_MASK GENMASK(3, 3) +#define LPAIF_I2SCTL_MICMONO_SHIFT 3 +#define LPAIF_I2SCTL_MICMONO_STEREO (0 << LPAIF_I2SCTL_MICMONO_SHIFT) +#define LPAIF_I2SCTL_MICMONO_MONO (1 << LPAIF_I2SCTL_MICMONO_SHIFT) + #define LPAIF_I2SCTL_WSSRC_MASK 0x0004 #define LPAIF_I2SCTL_WSSRC_SHIFT 2 #define LPAIF_I2SCTL_WSSRC_INTERNAL (0 << LPAIF_I2SCTL_WSSRC_SHIFT)