From patchwork Thu Jan 28 17:43:30 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 60748 Delivered-To: patch@linaro.org Received: by 10.112.130.2 with SMTP id oa2csp621363lbb; Thu, 28 Jan 2016 09:43:42 -0800 (PST) X-Received: by 10.98.73.6 with SMTP id w6mr6467225pfa.109.1454003022708; Thu, 28 Jan 2016 09:43:42 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d66si18123333pfj.173.2016.01.28.09.43.42; Thu, 28 Jan 2016 09:43:42 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dkim=pass header.i=@linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934993AbcA1Rnl (ORCPT + 30 others); Thu, 28 Jan 2016 12:43:41 -0500 Received: from mail-wm0-f47.google.com ([74.125.82.47]:37582 "EHLO mail-wm0-f47.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934773AbcA1Rne (ORCPT ); Thu, 28 Jan 2016 12:43:34 -0500 Received: by mail-wm0-f47.google.com with SMTP id l66so21677026wml.0 for ; Thu, 28 Jan 2016 09:43:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=GE9XBGmjmKSHYzdmx6aUbJd3mZ537ar39avBJkt8uus=; b=RuY5rzBgeCsws7Be8c1xJN+2p3lXSrt9fCQHQ01SYVzkd9bGffCW154VM9yqZEvcXh dy+QccwGFfegT7x9lMcFFTGKrf+Lib8/5670MOhJyr38r8DffH452yroUEOMaLQr51dH 1aRpK6oJsxpoVenffDDSMew21Iu+QD68iMhEE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=GE9XBGmjmKSHYzdmx6aUbJd3mZ537ar39avBJkt8uus=; b=dzkbCwfUbAaGXgcQeEqaYOwgi2/UF/clWMa7Z/mw3ZtycG+Q1BXjwwg8e0zxqze6WI 7jE3Q9tYo5bmDyHF61Ze4MExPD6d9P4iijeh2SaOmMrDPSUIBr92jY9o57RlyaXXwOzq b/hGyiGZ1tw+h7db+l+ydhMwMHbFcyStKca1jCCCvUYaHuW8VIuBcG0VcNVFgaMbxy2D QjK2sZE0pzDKaZOWre4ZAJho9D/F1OYome1ls0ctP9Dv7AUSAkAeZ7dOJX5TPfUvi6Fd NxI+cP0Oy2rw72/HUGlgyAj6DD9F+2vlGDfGQ6F/VW7cOloYE4AE62V4kRmjB1ZUhnTW q9pQ== X-Gm-Message-State: AG10YOT3b6G+UeGMA/ufXJEAZiEoeDkF0sMy65GxVwGh0LApt2lhTUK4JfSHDI2VVSbLvVTl X-Received: by 10.28.0.132 with SMTP id 126mr4765004wma.67.1454003013340; Thu, 28 Jan 2016 09:43:33 -0800 (PST) Received: from localhost.localdomain (host-92-13-246-184.as43234.net. [92.13.246.184]) by smtp.gmail.com with ESMTPSA id w8sm12067163wjx.21.2016.01.28.09.43.32 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 28 Jan 2016 09:43:32 -0800 (PST) From: Srinivas Kandagatla To: Andy Gross Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v2 2/9] arm64: dts: qcom: add correct drive strenght on cs pins Date: Thu, 28 Jan 2016 17:43:30 +0000 Message-Id: <1454003010-3204-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1454002960-3106-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1454002960-3106-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 2mA drive strenght is not enough to drive chipselect low on hardware configurations with level shifters, 16mA should give good range to allow such configurations to work. This issue was noticed while testing spi on db410c with sensor board. Signed-off-by: Srinivas Kandagatla --- arch/arm64/boot/dts/qcom/msm8916-pins.dtsi | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) -- 1.9.1 diff --git a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi index 3bd917e..8d05005 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi @@ -81,8 +81,8 @@ bias-disable; }; pinconf_cs { - pins = "gpio2"; - drive-strength = <2>; + pins = "gpio16"; + drive-strength = <16>; bias-disable; output-high; }; @@ -116,7 +116,7 @@ }; pinconf_cs { pins = "gpio6"; - drive-strength = <2>; + drive-strength = <16>; bias-disable; output-high; }; @@ -150,7 +150,7 @@ }; pinconf_cs { pins = "gpio10"; - drive-strength = <2>; + drive-strength = <16>; bias-disable; output-high; }; @@ -184,7 +184,7 @@ }; pinconf_cs { pins = "gpio14"; - drive-strength = <2>; + drive-strength = <16>; bias-disable; output-high; }; @@ -218,7 +218,7 @@ }; pinconf_cs { pins = "gpio18"; - drive-strength = <2>; + drive-strength = <16>; bias-disable; output-high; }; @@ -252,7 +252,7 @@ }; pinconf_cs { pins = "gpio22"; - drive-strength = <2>; + drive-strength = <16>; bias-disable; output-high; };