From patchwork Wed Dec 9 15:58:16 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 58159 Delivered-To: patch@linaro.org Received: by 10.112.147.194 with SMTP id tm2csp758438lbb; Wed, 9 Dec 2015 07:59:34 -0800 (PST) X-Received: by 10.98.86.10 with SMTP id k10mr14035179pfb.85.1449676774115; Wed, 09 Dec 2015 07:59:34 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w13si13461616pas.67.2015.12.09.07.59.33; Wed, 09 Dec 2015 07:59:34 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dkim=neutral (body hash did not verify) header.i=@linaro-org.20150623.gappssmtp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752547AbbLIP7S (ORCPT + 28 others); Wed, 9 Dec 2015 10:59:18 -0500 Received: from mail-wm0-f50.google.com ([74.125.82.50]:35044 "EHLO mail-wm0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752482AbbLIP7N (ORCPT ); Wed, 9 Dec 2015 10:59:13 -0500 Received: by wmuu63 with SMTP id u63so228688310wmu.0 for ; Wed, 09 Dec 2015 07:59:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro-org.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=a8XKtmyIAzCIBqwYhRKpqoggEJrKXxCS9lT27fCY5C0=; b=HICDEEMHiiqHn2Nw7gvRoj4sS8b56j+rjI8JypI9JjLu16rvuIsA8CcpfYq3oMQh6g syWSWJ6JZwxKC1no25HoE6cWuDzmtMGVgMnZwwA6c5rgvNj1qn/59VC+K2Iitj9n9LJG Tm/BZQSp95tVSyNFo/tFQ4b/fgJy9weIhOh4TTHcqqVV51lu7+R8BSiU/HMBGxrxy7mw FNjzxbODpu/BAlDqbE7JzEYlfgHJGFo/q/mrgB//D3hcUPEpb1U3LsERxBKydIvC89Bj /jnNDXEoiTsI51pQLKQa6MJq0+O1PGhezg8qLAJJ8bgVSc30WTAlsG7mm0xQyt/U2CIN mcBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=a8XKtmyIAzCIBqwYhRKpqoggEJrKXxCS9lT27fCY5C0=; b=KGeJmtYZ2mrF8zYkGwgFtGraD0baGieqjarCIDljrQ9aY5+XPsyCN4GVfNlWBIQVDG 7p6Fy9zDtRJZCLTzPpuKE+1o66DP0P/5YqNQx4zDzyvjh3CmO/exo+PJ9D5svDlKwDAC R3U7xIpo92EaDk2o1suwEgyu9/CvY8BZKovG14/p/PY/ePD1iaSbk4R7fpDGSbdVVmjQ 7vOGSBxVONAPLRlTq8m31xb50QjFs9jXbzxN9+8CUkQSpLPo8ZuUguLqHUMJeDmCjOkS gaRjmGbXeRjRujNIA/hHkBYloNhG+JXKdhkj/LIVXawnlVw+ii4WHNBQjL+2E5e4wfIs FK8g== X-Gm-Message-State: ALoCoQlCMgKOP2Np45QEYam7c1gMsQEAtVQr3+VWspXsCWmxpGAV1aB/yP5fIOoNrIYkFZVKm/lWikylZ4dwAoBj4FoCfHqjbA== X-Received: by 10.28.186.138 with SMTP id k132mr12564479wmf.75.1449676752137; Wed, 09 Dec 2015 07:59:12 -0800 (PST) Received: from localhost.localdomain (host81-129-169-67.range81-129.btcentralplus.com. [81.129.169.67]) by smtp.gmail.com with ESMTPSA id l128sm26474282wmf.10.2015.12.09.07.59.05 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 09 Dec 2015 07:59:11 -0800 (PST) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kernel@stlinux.com, maxime.coquelin@st.com, viresh.kumar@linaro.org, linux-pm@vger.kernel.org, rjw@rjwysocki.net, devicetree@vger.kernel.org, ajitpal.singh@st.com, Lee Jones Subject: [PATCH v6 09/10] dt: cpufreq: st: Provide bindings for ST's CPUFreq implementation Date: Wed, 9 Dec 2015 15:58:16 +0000 Message-Id: <1449676697-25432-10-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1449676697-25432-1-git-send-email-lee.jones@linaro.org> References: <1449676697-25432-1-git-send-email-lee.jones@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Cc: devicetree@vger.kernel.org Acked-by: Rob Herring Signed-off-by: Lee Jones --- .../devicetree/bindings/cpufreq/cpufreq-st.txt | 91 ++++++++++++++++++++++ 1 file changed, 91 insertions(+) create mode 100644 Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/ diff --git a/Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt b/Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt new file mode 100644 index 0000000..d91a02a --- /dev/null +++ b/Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt @@ -0,0 +1,91 @@ +Binding for ST's CPUFreq driver +=============================== + +ST's CPUFreq driver attempts to read 'process' and 'version' attributes +from the SoC, then supplies the OPP framework with 'prop' and 'supported +hardware' information respectively. The framework is then able to read +the DT and operate in the usual way. + +For more information about the expected DT format [See: ../opp/opp.txt]. + +Frequency Scaling only +---------------------- + +No vendor specific driver required for this. + +Located in CPU's node: + +- operating-points : [See: ../power/opp.txt] + +Example [safe] +-------------- + +cpus { + cpu@0 { + /* kHz uV */ + operating-points = <1500000 0 + 1200000 0 + 800000 0 + 500000 0>; + }; +}; + +Dynamic Voltage and Frequency Scaling (DVFS) +-------------------------------------------- + +This requires the ST CPUFreq driver to supply 'process' and 'version' info. + +Located in CPU's node: + +- operating-points-v2 : [See ../power/opp.txt] + +Example [unsafe] +---------------- + +cpus { + cpu@0 { + operating-points-v2 = <&cpu0_opp_table>; + }; +}; + +cpu0_opp_table: opp_table { + compatible = "operating-points-v2"; + + /* ############################################################### */ + /* # WARNING: Do not attempt to copy/replicate these nodes, # */ + /* # they are only to be supplied by the bootloader !!! # */ + /* ############################################################### */ + opp0 { + /* Major Minor Substrate */ + /* 2 all all */ + opp-supported-hw = <0x00000004 0xffffffff 0xffffffff>; + opp-hz = /bits/ 64 <1500000000>; + clock-latency-ns = <10000000>; + + opp-microvolt-pcode0 = <1200000>; + opp-microvolt-pcode1 = <1200000>; + opp-microvolt-pcode2 = <1200000>; + opp-microvolt-pcode3 = <1200000>; + opp-microvolt-pcode4 = <1170000>; + opp-microvolt-pcode5 = <1140000>; + opp-microvolt-pcode6 = <1100000>; + opp-microvolt-pcode7 = <1070000>; + }; + + opp1 { + /* Major Minor Substrate */ + /* all all all */ + opp-supported-hw = <0xffffffff 0xffffffff 0xffffffff>; + opp-hz = /bits/ 64 <1200000000>; + clock-latency-ns = <10000000>; + + opp-microvolt-pcode0 = <1110000>; + opp-microvolt-pcode1 = <1150000>; + opp-microvolt-pcode2 = <1100000>; + opp-microvolt-pcode3 = <1080000>; + opp-microvolt-pcode4 = <1040000>; + opp-microvolt-pcode5 = <1020000>; + opp-microvolt-pcode6 = <980000>; + opp-microvolt-pcode7 = <930000>; + }; +};