From patchwork Tue Dec 8 14:32:03 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 57878 Delivered-To: patch@linaro.org Received: by 10.112.147.194 with SMTP id tm2csp66121lbb; Tue, 8 Dec 2015 06:34:55 -0800 (PST) X-Received: by 10.66.227.231 with SMTP id sd7mr323831pac.60.1449585295264; Tue, 08 Dec 2015 06:34:55 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o26si5653616pfi.100.2015.12.08.06.34.54; Tue, 08 Dec 2015 06:34:55 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dkim=neutral (body hash did not verify) header.i=@linaro-org.20150623.gappssmtp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965198AbbLHOex (ORCPT + 28 others); Tue, 8 Dec 2015 09:34:53 -0500 Received: from mail-wm0-f46.google.com ([74.125.82.46]:38821 "EHLO mail-wm0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S965151AbbLHOe0 (ORCPT ); Tue, 8 Dec 2015 09:34:26 -0500 Received: by wmec201 with SMTP id c201so32196427wme.1 for ; Tue, 08 Dec 2015 06:34:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro-org.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=GgtodnjRqNDSu7uXrTAX0Y5d4ROOfiwbHjkbG6swZHI=; b=DGnd+cDpv3RiP2OmAXgDvOSFTBJ8s5AzhHq5ezgVCtO4dk4qDXkDfP0NEPaeNS5yN8 x3iaD/u9mSX3p/ED9WJsm18R3rGfnNB4J/eSTUOMfhbdAAhFLNCi4BHiRXU6ofArd9aI V7ry6jed+BDtlI91rxcJnAERVD72BrRMS01fCII7NFC2DeYN3WnzvEwXGhjsYAE/5BnO cKBqBnu1uFhseI9bvNWtpaIYzWEb4jhkNGGIQzpAQ+yEjt7R1k3lIcGuDXIQ595LPlGG gLQRTi1Pwphrj0tjHlxKb492O6xLaQGWtBT7t5yiCZF4OzglAvwUlCH31Jef2ytuAHXL wAyA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=GgtodnjRqNDSu7uXrTAX0Y5d4ROOfiwbHjkbG6swZHI=; b=CKkGwD24SoJw1NvAxVYHkNe3GDhu4dffkr9XybJvfEGmaCNgaJMolrHO6PDg8ACe7S JQH1o9QF50rB77AeRmKbtCGk9QuJXuoAXlQPUPKJp/STJya7fN7yWcLF3CPoJsOdU862 DB49ma1Jc/xgjMbsOjwQ/h20wXbpVPHomE9k3qJofoqQQ5AK3nz7xbE2z+p6UluDCZ6+ TRcEwFqa4iq1x6jskdS4t2gYT0vMfdU6SRtQx04P6Ftpfq1BIMJeMvY4yis5BIZoUqzW 01AfAvKNZiXszDbtIQgtsnei/4fjb4RPomYIObocpMKrBD5hEvANnxSpL4qQ7kycQS4/ eHPA== X-Gm-Message-State: ALoCoQkG8VKvCf6xroLyzuieD1g74/ilwCfc2HdqnSE9Ik6k+rBV47K3UNwuMeDyk+WCnYDp82iu7SpYrPE8E5BvVBAsJv/mbQ== X-Received: by 10.28.187.69 with SMTP id l66mr4744496wmf.21.1449585265369; Tue, 08 Dec 2015 06:34:25 -0800 (PST) Received: from localhost.localdomain (host81-129-169-67.range81-129.btcentralplus.com. [81.129.169.67]) by smtp.gmail.com with ESMTPSA id q6sm21710438wmd.8.2015.12.08.06.34.23 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 08 Dec 2015 06:34:24 -0800 (PST) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kernel@stlinux.com, maxime.coquelin@st.com, viresh.kumar@linaro.org, linux-pm@vger.kernel.org, rjw@rjwysocki.net, devicetree@vger.kernel.org, ajitpal.singh@st.com, Lee Jones Subject: [PATCH v5 10/11] dt: cpufreq: st: Provide bindings for ST's CPUFreq implementation Date: Tue, 8 Dec 2015 14:32:03 +0000 Message-Id: <1449585124-15596-11-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1449585124-15596-1-git-send-email-lee.jones@linaro.org> References: <1449585124-15596-1-git-send-email-lee.jones@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Cc: devicetree@vger.kernel.org Signed-off-by: Lee Jones --- .../devicetree/bindings/cpufreq/cpufreq-st.txt | 91 ++++++++++++++++++++++ 1 file changed, 91 insertions(+) create mode 100644 Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/ diff --git a/Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt b/Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt new file mode 100644 index 0000000..d91a02a --- /dev/null +++ b/Documentation/devicetree/bindings/cpufreq/cpufreq-st.txt @@ -0,0 +1,91 @@ +Binding for ST's CPUFreq driver +=============================== + +ST's CPUFreq driver attempts to read 'process' and 'version' attributes +from the SoC, then supplies the OPP framework with 'prop' and 'supported +hardware' information respectively. The framework is then able to read +the DT and operate in the usual way. + +For more information about the expected DT format [See: ../opp/opp.txt]. + +Frequency Scaling only +---------------------- + +No vendor specific driver required for this. + +Located in CPU's node: + +- operating-points : [See: ../power/opp.txt] + +Example [safe] +-------------- + +cpus { + cpu@0 { + /* kHz uV */ + operating-points = <1500000 0 + 1200000 0 + 800000 0 + 500000 0>; + }; +}; + +Dynamic Voltage and Frequency Scaling (DVFS) +-------------------------------------------- + +This requires the ST CPUFreq driver to supply 'process' and 'version' info. + +Located in CPU's node: + +- operating-points-v2 : [See ../power/opp.txt] + +Example [unsafe] +---------------- + +cpus { + cpu@0 { + operating-points-v2 = <&cpu0_opp_table>; + }; +}; + +cpu0_opp_table: opp_table { + compatible = "operating-points-v2"; + + /* ############################################################### */ + /* # WARNING: Do not attempt to copy/replicate these nodes, # */ + /* # they are only to be supplied by the bootloader !!! # */ + /* ############################################################### */ + opp0 { + /* Major Minor Substrate */ + /* 2 all all */ + opp-supported-hw = <0x00000004 0xffffffff 0xffffffff>; + opp-hz = /bits/ 64 <1500000000>; + clock-latency-ns = <10000000>; + + opp-microvolt-pcode0 = <1200000>; + opp-microvolt-pcode1 = <1200000>; + opp-microvolt-pcode2 = <1200000>; + opp-microvolt-pcode3 = <1200000>; + opp-microvolt-pcode4 = <1170000>; + opp-microvolt-pcode5 = <1140000>; + opp-microvolt-pcode6 = <1100000>; + opp-microvolt-pcode7 = <1070000>; + }; + + opp1 { + /* Major Minor Substrate */ + /* all all all */ + opp-supported-hw = <0xffffffff 0xffffffff 0xffffffff>; + opp-hz = /bits/ 64 <1200000000>; + clock-latency-ns = <10000000>; + + opp-microvolt-pcode0 = <1110000>; + opp-microvolt-pcode1 = <1150000>; + opp-microvolt-pcode2 = <1100000>; + opp-microvolt-pcode3 = <1080000>; + opp-microvolt-pcode4 = <1040000>; + opp-microvolt-pcode5 = <1020000>; + opp-microvolt-pcode6 = <980000>; + opp-microvolt-pcode7 = <930000>; + }; +};