From patchwork Wed Oct 21 06:04:29 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "majun \(F\)" X-Patchwork-Id: 55345 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lf0-f69.google.com (mail-lf0-f69.google.com [209.85.215.69]) by patches.linaro.org (Postfix) with ESMTPS id 4792C22EA2 for ; Wed, 21 Oct 2015 06:10:40 +0000 (UTC) Received: by lffy185 with SMTP id y185sf13069053lff.2 for ; Tue, 20 Oct 2015 23:10:39 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=RzWkGEWKZdaH/CtStlReCeQNUrMWWh6WrF6Mjhu5uhw=; b=asAAp8omXnjOPAovGxawcExsF4ext6kZJc1dY3k9bWS5eH+Ucm9XB3AAH9uWqXkh81 rFIt71BogeBUEGOmfRzNaYQ37pkAOr6iaMIm5z80C3Et5DzlkUs7r8ikfY+l4d1SOpMs u49Vh+LGLOMa45TjuySOv4Mj4BQ2QVyDuIg+V8XxIN30etJrpEmQvWmQAvwSyLoda6WY S1ObUAYxtK+NCbMHPJb7/AlrrhLc4tgeB+l8KNxqTu7j3U3pj8iV8MOHK4WlItV8lAzK 4x4omQ111EZFcdwmLoj9ahcqDelJaPZDdoiA9AzP27cuU/YhSkZzym8/Bw926uraw/be IF0Q== X-Gm-Message-State: ALoCoQnczMp6bttSBtLJr7VIaY70329DU0qBRCZiMTFVtBxg8mIdBNtdjn+yuZgWSM0DmxWFTxfx X-Received: by 10.180.160.194 with SMTP id xm2mr4013104wib.6.1445407839244; Tue, 20 Oct 2015 23:10:39 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.24.170 with SMTP id 42ls168870lfy.3.gmail; Tue, 20 Oct 2015 23:10:39 -0700 (PDT) X-Received: by 10.25.78.80 with SMTP id c77mr2720565lfb.18.1445407839046; Tue, 20 Oct 2015 23:10:39 -0700 (PDT) Received: from mail-lf0-f52.google.com (mail-lf0-f52.google.com. [209.85.215.52]) by mx.google.com with ESMTPS id l17si5178600lfg.72.2015.10.20.23.10.38 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 20 Oct 2015 23:10:38 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) client-ip=209.85.215.52; Received: by lffy185 with SMTP id y185so15961192lff.2 for ; Tue, 20 Oct 2015 23:10:38 -0700 (PDT) X-Received: by 10.25.86.213 with SMTP id k204mr2706648lfb.36.1445407838722; Tue, 20 Oct 2015 23:10:38 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp2485055lbq; Tue, 20 Oct 2015 23:10:37 -0700 (PDT) X-Received: by 10.68.107.65 with SMTP id ha1mr8464179pbb.143.1445407837334; Tue, 20 Oct 2015 23:10:37 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a8si10877784pbu.107.2015.10.20.23.10.36; Tue, 20 Oct 2015 23:10:37 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753480AbbJUGK3 (ORCPT + 28 others); Wed, 21 Oct 2015 02:10:29 -0400 Received: from szxga02-in.huawei.com ([119.145.14.65]:28309 "EHLO szxga02-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752694AbbJUGKZ (ORCPT ); Wed, 21 Oct 2015 02:10:25 -0400 Received: from 172.24.1.51 (EHLO szxeml432-hub.china.huawei.com) ([172.24.1.51]) by szxrg02-dlp.huawei.com (MOS 4.3.7-GA FastPath queued) with ESMTP id CUQ29348; Wed, 21 Oct 2015 14:04:43 +0800 (CST) Received: from localhost (10.177.235.245) by szxeml432-hub.china.huawei.com (10.82.67.209) with Microsoft SMTP Server id 14.3.235.1; Wed, 21 Oct 2015 14:04:34 +0800 From: MaJun To: , , , , , , , , , , , , , , , , , , , , , , , Subject: [PATCH v7 1/4] dt-binding:Documents of the mbigen bindings Date: Wed, 21 Oct 2015 14:04:29 +0800 Message-ID: <1445407472-6120-2-git-send-email-majun258@huawei.com> X-Mailer: git-send-email 1.9.5.msysgit.1 In-Reply-To: <1445407472-6120-1-git-send-email-majun258@huawei.com> References: <1445407472-6120-1-git-send-email-majun258@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.177.235.245] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: majun258@huawei.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Ma Jun Add the mbigen msi interrupt controller bindings document. This patch based on Mark Rutland's patch https://lkml.org/lkml/2015/7/23/558 Signed-off-by: Ma Jun --- Documentation/devicetree/bindings/arm/mbigen.txt | 63 ++++++++++++++++++++++ 1 files changed, 63 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/arm/mbigen.txt diff --git a/Documentation/devicetree/bindings/arm/mbigen.txt b/Documentation/devicetree/bindings/arm/mbigen.txt new file mode 100644 index 0000000..eb9a7fd --- /dev/null +++ b/Documentation/devicetree/bindings/arm/mbigen.txt @@ -0,0 +1,63 @@ +Hisilicon mbigen device tree bindings. +======================================= + +Mbigen means: message based interrupt generator. + +MBI is kind of msi interrupt only used on Non-PCI devices. + +To reduce the wired interrupt number connected to GIC, +Hisilicon designed mbigen to collect and generate interrupt. + + +Non-pci devices can connect to mbigen and generate the +interrupt by writing ITS register. + +The mbigen chip and devices connect to mbigen have the following properties: + +Mbigen main node required properties: +------------------------------------------- +- compatible: Should be "hisilicon,mbigen-v2" +- reg: Specifies the base physical address and size of the Mbigen + registers. +- interrupt controller: Identifies the node as an interrupt controller +- msi-parent: This property has two cells. + The 1st cell specifies the ITS this device connected. + The 2nd cell specifies the device id. +- nr-msis:Specifies the total number of interrupt this device has. +- #interrupt-cells : Specifies the number of cells needed to encode an + interrupt source. The value is 2 now. + + The 1st cell is global hardware pin number of the interrupt. + This value depends on the Soc design. + The 2nd cell is the interrupt trigger type. + +Examples: + + mbigen_device_gmac:intc { + compatible = "hisilicon,mbigen-v2"; + reg = <0x0 0xc0080000 0x0 0x10000>; + interrupt-controller; + msi-parent = <&its_dsa 0x40b1c>; + num-msis = <9>; + #interrupt-cells = <2>; + }; + +Devices connect to mbigen required properties: +---------------------------------------------------- +-interrupt-parent: Specifies the mbigen device node which device connected. +-interrupts:specifies the interrupt source. + The 1st cell is global hardware pin number of the interrupt. + This value depends on the Soc design. + The 2nd cell is the interrupt trigger type + +Examples: + gmac0: ethernet@c2080000 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0 0xc2080000 0 0x20000>, + <0 0xc0000000 0 0x1000>; + interrupt-parent = <&mbigen_device_gmac>; + interrupts = <656 1>, + <657 1>; + }; +