From patchwork Tue Oct 20 08:45:23 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chen Feng X-Patchwork-Id: 55293 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lf0-f69.google.com (mail-lf0-f69.google.com [209.85.215.69]) by patches.linaro.org (Postfix) with ESMTPS id CF9A023024 for ; Tue, 20 Oct 2015 08:47:37 +0000 (UTC) Received: by lffy185 with SMTP id y185sf1913520lff.2 for ; Tue, 20 Oct 2015 01:47:36 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=CCOqK369b+qB9Iw5774ZfVvT58FPdaDCTW2k4oW55AM=; b=miM7Bb3XWTjTGsIBw9eI7Var7vpp7l12cy0BQF0mcTNkKMH8GH1HkUNOxiPVxFimG+ WLHlhURL/yFYz88I8+x51xyydeOAJdKr4UU+A8YkP05jHPkC2gCAEbjoviOLhJBx3GSO T6sggun3KDmRvb+O8iv8SbpGm2r3kbqTRWcXTsUtC1mQJBHbUTRvd3B6LFRZGSUIRISX agDQK4ifV16OE5haK/p5tHlhgFe8Uej6OGLjn4rPVDfK3ViNyI+J0yVW2pcfHlQYePfO ZX0yuLYYHfGXPrx6nJCucYmlivP8OMQEdltU51BvxgDSrTf8RBe4XTmnOs2849FMD9QF PVTg== X-Gm-Message-State: ALoCoQnEW158JXgIC+1Imy2p75mJN91kbUocCBNBhi5iI0xSFkoLMbeQAJlT5XoBJJwK+WhPq4KK X-Received: by 10.112.151.9 with SMTP id um9mr372757lbb.19.1445330856827; Tue, 20 Oct 2015 01:47:36 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.37.144 with SMTP id l138ls46859lfl.8.gmail; Tue, 20 Oct 2015 01:47:36 -0700 (PDT) X-Received: by 10.112.168.228 with SMTP id zz4mr1073090lbb.73.1445330856655; Tue, 20 Oct 2015 01:47:36 -0700 (PDT) Received: from mail-lb0-f177.google.com (mail-lb0-f177.google.com. [209.85.217.177]) by mx.google.com with ESMTPS id t5si1438340lbr.132.2015.10.20.01.47.36 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 20 Oct 2015 01:47:36 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.177 as permitted sender) client-ip=209.85.217.177; Received: by lbbec13 with SMTP id ec13so7424942lbb.0 for ; Tue, 20 Oct 2015 01:47:36 -0700 (PDT) X-Received: by 10.112.139.201 with SMTP id ra9mr1039585lbb.29.1445330856504; Tue, 20 Oct 2015 01:47:36 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1943384lbq; Tue, 20 Oct 2015 01:47:35 -0700 (PDT) X-Received: by 10.50.61.34 with SMTP id m2mr21836405igr.27.1445330855297; Tue, 20 Oct 2015 01:47:35 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l1si17416983igx.27.2015.10.20.01.47.32; Tue, 20 Oct 2015 01:47:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932333AbbJTIr1 (ORCPT + 28 others); Tue, 20 Oct 2015 04:47:27 -0400 Received: from szxga01-in.huawei.com ([58.251.152.64]:18829 "EHLO szxga01-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753946AbbJTIrU (ORCPT ); Tue, 20 Oct 2015 04:47:20 -0400 Received: from 172.24.1.49 (EHLO szxeml434-hub.china.huawei.com) ([172.24.1.49]) by szxrg01-dlp.huawei.com (MOS 4.3.7-GA FastPath queued) with ESMTP id CXE56497; Tue, 20 Oct 2015 16:45:40 +0800 (CST) Received: from vm163-62.huawei.com (10.184.163.62) by szxeml434-hub.china.huawei.com (10.82.67.225) with Microsoft SMTP Server id 14.3.235.1; Tue, 20 Oct 2015 16:45:28 +0800 From: Chen Feng To: , , , , , , , , , , , , , , , , , , , CC: , , , Subject: [PATCH V2 2/3] Add iommu driver for hi6220 SoC platform Date: Tue, 20 Oct 2015 16:45:23 +0800 Message-ID: <1445330724-129401-2-git-send-email-puck.chen@hisilicon.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1445330724-129401-1-git-send-email-puck.chen@hisilicon.com> References: <1445330724-129401-1-git-send-email-puck.chen@hisilicon.com> MIME-Version: 1.0 X-Originating-IP: [10.184.163.62] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: puck.chen@hisilicon.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.177 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , iommu/hisilicon: Add hi6220-SoC smmu driver Signed-off-by: Chen Feng Signed-off-by: Yu Dongbin --- drivers/iommu/Kconfig | 8 + drivers/iommu/Makefile | 1 + drivers/iommu/hi6220_iommu.c | 482 +++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 491 insertions(+) create mode 100644 drivers/iommu/hi6220_iommu.c diff --git a/drivers/iommu/Kconfig b/drivers/iommu/Kconfig index 4664c2a..9b41708 100644 --- a/drivers/iommu/Kconfig +++ b/drivers/iommu/Kconfig @@ -343,6 +343,14 @@ config SPAPR_TCE_IOMMU Enables bits of IOMMU API required by VFIO. The iommu_ops is not implemented as it is not necessary for VFIO. +config HI6220_IOMMU + bool "Hi6220 IOMMU Support" + depends on ARM64 + select IOMMU_API + select IOMMU_IOVA + help + Enable IOMMU Driver for hi6220 SoC. + # ARM IOMMU support config ARM_SMMU bool "ARM Ltd. System MMU (SMMU) Support" diff --git a/drivers/iommu/Makefile b/drivers/iommu/Makefile index c6dcc51..ee4dfef 100644 --- a/drivers/iommu/Makefile +++ b/drivers/iommu/Makefile @@ -23,3 +23,4 @@ obj-$(CONFIG_EXYNOS_IOMMU) += exynos-iommu.o obj-$(CONFIG_SHMOBILE_IOMMU) += shmobile-iommu.o obj-$(CONFIG_SHMOBILE_IPMMU) += shmobile-ipmmu.o obj-$(CONFIG_FSL_PAMU) += fsl_pamu.o fsl_pamu_domain.o +obj-$(CONFIG_HI6220_IOMMU) += hi6220_iommu.o diff --git a/drivers/iommu/hi6220_iommu.c b/drivers/iommu/hi6220_iommu.c new file mode 100644 index 0000000..6c5198d --- /dev/null +++ b/drivers/iommu/hi6220_iommu.c @@ -0,0 +1,482 @@ +/* + * Hisilicon Hi6220 IOMMU driver + * + * Copyright (c) 2015 Hisilicon Limited. + * + * Author: Chen Feng + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#define pr_fmt(fmt) "IOMMU: " fmt + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define SMMU_CTRL_OFFSET (0x0000) +#define SMMU_ENABLE_OFFSET (0x0004) +#define SMMU_PTBR_OFFSET (0x0008) +#define SMMU_START_OFFSET (0x000C) +#define SMMU_END_OFFSET (0x0010) +#define SMMU_INTMASK_OFFSET (0x0014) +#define SMMU_RINTSTS_OFFSET (0x0018) +#define SMMU_MINTSTS_OFFSET (0x001C) +#define SMMU_INTCLR_OFFSET (0x0020) +#define SMMU_STATUS_OFFSET (0x0024) +#define SMMU_AXIID_OFFSET (0x0028) +#define SMMU_CNTCTRL_OFFSET (0x002C) +#define SMMU_TRANSCNT_OFFSET (0x0030) +#define SMMU_L0TLBHITCNT_OFFSET (0x0034) +#define SMMU_L1TLBHITCNT_OFFSET (0x0038) +#define SMMU_WRAPCNT_OFFSET (0x003C) +#define SMMU_SEC_START_OFFSET (0x0040) +#define SMMU_SEC_END_OFFSET (0x0044) +#define SMMU_VERSION_OFFSET (0x0048) +#define SMMU_IPTSRC_OFFSET (0x004C) +#define SMMU_IPTPA_OFFSET (0x0050) +#define SMMU_TRBA_OFFSET (0x0054) +#define SMMU_BYS_START_OFFSET (0x0058) +#define SMMU_BYS_END_OFFSET (0x005C) +#define SMMU_RAM_OFFSET (0x1000) +#define SMMU_REGS_MAX (15) +#define SMMU_REGS_SGMT_END (0x60) +#define SMMU_CHIP_ID_V100 (1) +#define SMMU_CHIP_ID_V200 (2) + +#define SMMU_REGS_OPS_SEGMT_START (0xf00) +#define SMMU_REGS_OPS_SEGMT_NUMB (8) +#define SMMU_REGS_AXI_SEGMT_START (0xf80) +#define SMMU_REGS_AXI_SEGMT_NUMB (8) + +#define SMMU_INIT (0x1) +#define SMMU_RUNNING (0x2) +#define SMMU_SUSPEND (0x3) +#define SMMU_STOP (0x4) +#define SMMU_CTRL_INVALID (BIT(10)) +#define PAGE_ENTRY_VALID (0x1) + +#define IOVA_START_PFN (1) +#define IOPAGE_SHIFT (12) +#define IOVA_PFN(addr) ((addr) >> IOPAGE_SHIFT) +#define IOVA_PAGE_SZ (SZ_4K) +#define IOVA_START (0x00002000) +#define IOVA_END (0x80000000) + +struct hi6220_smmu { + unsigned int irq; + irq_handler_t smmu_isr; + void __iomem *reg_base; + struct clk *smmu_peri_clk; + struct clk *smmu_clk; + struct clk *media_sc_clk; + size_t page_size; + spinlock_t spinlock; /*spinlock for tlb invalid*/ + dma_addr_t pgtable_phy; + void *pgtable_virt; +}; + +struct hi6220_domain { + struct hi6220_smmu *smmu_dev; + struct device *dev; + struct iommu_domain io_domain; + unsigned long iova_start; + unsigned long iova_end; +}; + +static struct hi6220_smmu *smmu_dev_handle; +static unsigned int smmu_regs_value[SMMU_REGS_MAX] = {0}; +static struct iova_domain iova_allocator; + +static struct hi6220_domain *to_hi6220_domain(struct iommu_domain *dom) +{ + return container_of(dom, struct hi6220_domain, io_domain); +} + +static inline void __smmu_writel(struct hi6220_smmu *smmu_dev, u32 value, + unsigned long offset) +{ + writel(value, smmu_dev->reg_base + offset); +} + +static inline u32 __smmu_readl(struct hi6220_smmu *smmu_dev, + unsigned long offset) +{ + return readl(smmu_dev->reg_base + offset); +} + +static void __restore_regs(struct hi6220_smmu *smmu_dev) +{ + smmu_regs_value[0] = __smmu_readl(smmu_dev, SMMU_CTRL_OFFSET); + smmu_regs_value[1] = __smmu_readl(smmu_dev, SMMU_ENABLE_OFFSET); + smmu_regs_value[2] = __smmu_readl(smmu_dev, SMMU_PTBR_OFFSET); + smmu_regs_value[3] = __smmu_readl(smmu_dev, SMMU_START_OFFSET); + smmu_regs_value[4] = __smmu_readl(smmu_dev, SMMU_END_OFFSET); + smmu_regs_value[5] = __smmu_readl(smmu_dev, SMMU_STATUS_OFFSET); + smmu_regs_value[6] = __smmu_readl(smmu_dev, SMMU_AXIID_OFFSET); + smmu_regs_value[7] = __smmu_readl(smmu_dev, SMMU_SEC_START_OFFSET); + smmu_regs_value[8] = __smmu_readl(smmu_dev, SMMU_SEC_END_OFFSET); + smmu_regs_value[9] = __smmu_readl(smmu_dev, SMMU_VERSION_OFFSET); + smmu_regs_value[10] = __smmu_readl(smmu_dev, SMMU_IPTSRC_OFFSET); + smmu_regs_value[11] = __smmu_readl(smmu_dev, SMMU_IPTPA_OFFSET); + smmu_regs_value[12] = __smmu_readl(smmu_dev, SMMU_TRBA_OFFSET); + smmu_regs_value[13] = __smmu_readl(smmu_dev, SMMU_BYS_START_OFFSET); + smmu_regs_value[14] = __smmu_readl(smmu_dev, SMMU_BYS_END_OFFSET); +} + +static void __reload_regs(struct hi6220_smmu *smmu_dev) +{ + __smmu_writel(smmu_dev, smmu_regs_value[2], SMMU_PTBR_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[5], SMMU_STATUS_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[6], SMMU_AXIID_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[7], SMMU_SEC_START_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[8], SMMU_SEC_END_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[9], SMMU_VERSION_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[10], SMMU_IPTSRC_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[11], SMMU_IPTPA_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[12], SMMU_TRBA_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[13], SMMU_BYS_START_OFFSET); + __smmu_writel(smmu_dev, smmu_regs_value[14], SMMU_BYS_END_OFFSET); +} + +static inline void __set_smmu_pte(unsigned int *pte, + dma_addr_t phys_addr) +{ + if ((*pte & PAGE_ENTRY_VALID)) + pr_err("set pte[%p]->%x already set!\n", pte, *pte); + + *pte = (unsigned int)(phys_addr | PAGE_ENTRY_VALID); +} + +static inline void __clear_smmu_pte(unsigned int *pte) +{ + if (!(*pte & PAGE_ENTRY_VALID)) + pr_err("clear pte[%p] %x err!\n", pte, *pte); + + *pte = 0; +} + +static inline void __invalid_smmu_tlb(struct hi6220_domain *m_domain, + unsigned long iova, size_t size) +{ + unsigned long flags; + unsigned int smmu_ctrl = 0; + unsigned int inv_cnt = 10000; + unsigned int start_pfn = 0; + unsigned int end_pfn = 0; + struct hi6220_smmu *smmu_dev = m_domain->smmu_dev; + dma_addr_t smmu_pgtbl_phy = m_domain->smmu_dev->pgtable_phy; + + spin_lock_irqsave(&smmu_dev_handle->spinlock, flags); + + start_pfn = IOVA_PFN(iova); + end_pfn = IOVA_PFN(iova + size); + + __smmu_writel(smmu_dev, smmu_pgtbl_phy + start_pfn * sizeof(int), + SMMU_START_OFFSET); + __smmu_writel(smmu_dev, smmu_pgtbl_phy + end_pfn * sizeof(int), + SMMU_END_OFFSET); + + smmu_ctrl = __smmu_readl(smmu_dev, SMMU_CTRL_OFFSET); + smmu_ctrl = smmu_ctrl | SMMU_CTRL_INVALID; + __smmu_writel(smmu_dev, smmu_ctrl, SMMU_CTRL_OFFSET); + + do { + smmu_ctrl = __smmu_readl(smmu_dev, SMMU_CTRL_OFFSET); + if (0x0 == (smmu_ctrl & SMMU_CTRL_INVALID)) { + spin_unlock_irqrestore(&smmu_dev_handle->spinlock, flags); + return; + } + } while (inv_cnt--); + + spin_unlock_irqrestore(&smmu_dev_handle->spinlock, flags); + + WARN_ON((!inv_cnt) && ((smmu_ctrl & SMMU_CTRL_INVALID) != 0)); +} + +static int __smmu_enable(struct hi6220_smmu *smmu_dev) +{ + if (clk_prepare_enable(smmu_dev->media_sc_clk)) { + pr_err("clk_prepare_enable media_sc_clk is falied\n"); + return -ENODEV; + } + if (clk_prepare_enable(smmu_dev->smmu_peri_clk)) { + pr_err("clk_prepare_enable smmu_peri_clk is falied\n"); + return -ENODEV; + } + if (clk_prepare_enable(smmu_dev->smmu_clk)) { + pr_err("clk_prepare_enable smmu_clk is falied\n"); + return -ENODEV; + } + return 0; +} + +/** + * interrupt happen when operator error + */ +static irqreturn_t hi6220_smmu_isr(int irq, void *data) +{ + int i; + unsigned int irq_stat; + struct hi6220_smmu *smmu_dev = smmu_dev_handle; + + irq_stat = __smmu_readl(smmu_dev, SMMU_MINTSTS_OFFSET); + + __smmu_writel(smmu_dev, 0xff, SMMU_INTCLR_OFFSET); + + for (i = 0; i < SMMU_REGS_SGMT_END; i += 4) + pr_err("[%08x] ", __smmu_readl(smmu_dev, i)); + + WARN_ON(irq_stat & 0x3f); + + return IRQ_HANDLED; +} + +static bool hi6220_smmu_capable(enum iommu_cap cap) +{ + return false; +} + +static struct iommu_domain *hi6220_domain_alloc(unsigned type) +{ + struct hi6220_domain *m_domain; + struct hi6220_smmu *smmu_dev; + + if (type != IOMMU_DOMAIN_UNMANAGED) + return NULL; + + smmu_dev = smmu_dev_handle; + if (!smmu_dev) + return NULL; + + m_domain = kzalloc(sizeof(*m_domain), GFP_KERNEL); + if (!m_domain) + return NULL; + + m_domain->smmu_dev = smmu_dev_handle; + m_domain->io_domain.geometry.aperture_start = IOVA_START; + m_domain->io_domain.geometry.aperture_end = IOVA_END; + m_domain->io_domain.geometry.force_aperture = true; + + return &m_domain->io_domain; +} + +static void hi6220_domain_free(struct iommu_domain *domain) +{ + struct hi6220_domain *hi6220_domain = to_hi6220_domain(domain); + + kfree(hi6220_domain); +} + +static int hi6220_smmu_attach_dev(struct iommu_domain *domain, + struct device *dev) +{ + dev->archdata.iommu = &iova_allocator; + + return 0; +} + +static void hi6220_smmu_detach_dev(struct iommu_domain *domain, + struct device *dev) +{ + dev->archdata.iommu = NULL; +} + +static inline void dump_pte(unsigned int *pte) +{ + int index; + + for (index = 0; index < SZ_2M / sizeof(int); index++) { + if (pte[index]) + pr_info("pte [%p]\t%x\n", &pte[index], pte[index]); + } +} + +static int hi6220_smmu_map(struct iommu_domain *domain, + unsigned long iova, phys_addr_t pa, + size_t size, int smmu_prot) +{ + struct hi6220_domain *m_domain = to_hi6220_domain(domain); + size_t page_size = m_domain->smmu_dev->page_size; + struct hi6220_smmu *smmu_dev = m_domain->smmu_dev; + unsigned int *page_table = (unsigned int *)smmu_dev->pgtable_virt; + + if (size != page_size) { + pr_err("map size error, only support %zd\n", page_size); + return -ENOMEM; + } + + __set_smmu_pte(page_table + IOVA_PFN(iova), pa); + + dump_pte(page_table); + __invalid_smmu_tlb(m_domain, iova, size); + + return 0; +} + +static size_t hi6220_smmu_unmap(struct iommu_domain *domain, unsigned long iova, + size_t size) +{ + struct hi6220_domain *m_domain = to_hi6220_domain(domain); + size_t page_size = m_domain->smmu_dev->page_size; + struct hi6220_smmu *smmu_dev = m_domain->smmu_dev; + int *page_table = (unsigned int *)smmu_dev->pgtable_virt; + + if (size != page_size) { + pr_err("unmap size error, only support %zd\n", page_size); + return 0; + } + + __clear_smmu_pte(page_table + IOVA_PFN(iova)); + + dump_pte(page_table); + __invalid_smmu_tlb(m_domain, iova, size); + + return page_size; +} + +static const struct iommu_ops hi6220_smmu_ops = { + .capable = hi6220_smmu_capable, + .domain_alloc = hi6220_domain_alloc, + .domain_free = hi6220_domain_free, + .attach_dev = hi6220_smmu_attach_dev, + .detach_dev = hi6220_smmu_detach_dev, + .map = hi6220_smmu_map, + .unmap = hi6220_smmu_unmap, + .map_sg = default_iommu_map_sg, + .pgsize_bitmap = IOVA_PAGE_SZ, +}; + +static int hi6220_smmu_probe(struct platform_device *pdev) +{ + int ret; + int irq; + struct hi6220_smmu *smmu_dev = NULL; + struct resource *res = NULL; + + smmu_dev = devm_kzalloc(&pdev->dev, sizeof(*smmu_dev), GFP_KERNEL); + + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + smmu_dev->reg_base = devm_ioremap_resource(&pdev->dev, res); + if (IS_ERR(smmu_dev->reg_base)) + return PTR_ERR(smmu_dev->reg_base); + + smmu_dev->media_sc_clk = devm_clk_get(&pdev->dev, "media_sc_clk"); + smmu_dev->smmu_peri_clk = devm_clk_get(&pdev->dev, "smmu_peri_clk"); + smmu_dev->smmu_clk = devm_clk_get(&pdev->dev, "smmu_clk"); + if (IS_ERR(smmu_dev->media_sc_clk) || IS_ERR(smmu_dev->smmu_peri_clk) || + IS_ERR(smmu_dev->media_sc_clk)) { + pr_err("clk is not ready!\n"); + } + + irq = platform_get_irq(pdev, 0); + + ret = devm_request_irq(&pdev->dev, irq, hi6220_smmu_isr, 0, + dev_name(&pdev->dev), smmu_dev); + if (ret) { + pr_err("Unabled to register handler of irq %d\n", irq); + return ret; + } + + smmu_dev->irq = irq; + smmu_dev->smmu_isr = hi6220_smmu_isr; + smmu_dev->page_size = IOVA_PAGE_SZ; + spin_lock_init(&smmu_dev->spinlock); + + __smmu_enable(smmu_dev); + + iommu_iova_cache_init(); + init_iova_domain(&iova_allocator, IOVA_PAGE_SZ, + IOVA_START_PFN, IOVA_PFN(DMA_BIT_MASK(32))); + + dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32)); + smmu_dev->pgtable_virt = dma_alloc_coherent(&pdev->dev, SZ_2M, + &smmu_dev->pgtable_phy, + GFP_KERNEL); + memset(smmu_dev->pgtable_virt, 0, SZ_2M); + + platform_set_drvdata(pdev, smmu_dev); + bus_set_iommu(&platform_bus_type, &hi6220_smmu_ops); + smmu_dev_handle = smmu_dev; + + return 0; +} + +#ifdef CONFIG_PM +static int hi6220_smmu_suspend(struct platform_device *pdev, + pm_message_t state) +{ + struct hi6220_smmu *smmu_dev = dev_get_drvdata(&pdev->dev); + + __restore_regs(smmu_dev); + + if (smmu_dev->smmu_clk) + clk_disable_unprepare(smmu_dev->smmu_clk); + if (smmu_dev->media_sc_clk) + clk_disable_unprepare(smmu_dev->media_sc_clk); + if (smmu_dev->smmu_peri_clk) + clk_disable_unprepare(smmu_dev->smmu_peri_clk); + + return 0; +} + +static int hi6220_smmu_resume(struct platform_device *pdev) +{ + struct hi6220_smmu *smmu_dev = dev_get_drvdata(&pdev->dev); + + __smmu_enable(smmu_dev); + __reload_regs(smmu_dev); + return 0; +} + +#else + +#define hi6220_smmu_suspend NULL +#define hi6220_smmu_resume NULL + +#endif /* CONFIG_PM */ + +static const struct of_device_id of_smmu_match_tbl[] = { + { + .compatible = "hisilicon,hi6220-smmu", + }, + { } +}; + +static struct platform_driver hi6220_smmu_driver = { + .driver = { + .name = "smmu-hi6220", + .of_match_table = of_smmu_match_tbl, + }, + .probe = hi6220_smmu_probe, +#ifdef CONFIG_PM + .suspend = hi6220_smmu_suspend, + .resume = hi6220_smmu_resume, +#endif +}; + +static int __init hi6220_smmu_init(void) +{ + int ret; + + ret = platform_driver_register(&hi6220_smmu_driver); + return ret; +} + +subsys_initcall(hi6220_smmu_init);