From patchwork Thu Oct 8 07:45:46 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chen Feng X-Patchwork-Id: 54620 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f199.google.com (mail-lb0-f199.google.com [209.85.217.199]) by patches.linaro.org (Postfix) with ESMTPS id 5629B22FF8 for ; Thu, 8 Oct 2015 08:07:10 +0000 (UTC) Received: by lbwr8 with SMTP id r8sf19544154lbw.0 for ; Thu, 08 Oct 2015 01:07:08 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :mime-version:content-type:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=16T7pb5WmtK6zY1Zo0HDv7S2+qrFRKGAVe3Ou0QuDvU=; b=Hg22Tn6VxegHhPkxSbDALw+09yO5Pe16QmnXmwpac7P3Pu0pxg0aZVYKpdASU+blGT dCu3CtJ5P+5cwf0+ZB+OoI0S7mjOatsWrfcN7RH38iN+6cqWcmYd+cFey+uFEbk0acZ1 Ca0boAcmUG2C6UMjZGYLytFvtP3KiFICLP3mQDAnM3cnHzefm59JBZWPBo5SjDwgrneq LOdifvKRLBoP6NfdUfE5S6PeJAXzge/QyJSDuf+dIbzFIjJ30kIBH4Ub1AX76AOWfZgE G1BQpSaxVUCnr1Qr72IVLd0wKuAfzW+Opu5YzLLvOJKjZNtUb2a2ZOylR1plphV1KSTE JjLA== X-Gm-Message-State: ALoCoQkvs1Z3iyHO4wCDXyuVTF+JhIngjqKEFLuDbLmvYXflIaz2PiMz97C3iDTlzoOQCaFIK3C7 X-Received: by 10.180.188.211 with SMTP id gc19mr408658wic.6.1444291628798; Thu, 08 Oct 2015 01:07:08 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.163.73 with SMTP id m70ls159060lfe.39.gmail; Thu, 08 Oct 2015 01:07:08 -0700 (PDT) X-Received: by 10.112.131.102 with SMTP id ol6mr2900531lbb.6.1444291628641; Thu, 08 Oct 2015 01:07:08 -0700 (PDT) Received: from mail-lb0-f174.google.com (mail-lb0-f174.google.com. [209.85.217.174]) by mx.google.com with ESMTPS id 37si28732586lft.42.2015.10.08.01.07.08 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 08 Oct 2015 01:07:08 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.174 as permitted sender) client-ip=209.85.217.174; Received: by lbos8 with SMTP id s8so37553980lbo.0 for ; Thu, 08 Oct 2015 01:07:08 -0700 (PDT) X-Received: by 10.112.130.70 with SMTP id oc6mr2945461lbb.32.1444291628391; Thu, 08 Oct 2015 01:07:08 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp426438lbq; Thu, 8 Oct 2015 01:07:07 -0700 (PDT) X-Received: by 10.50.117.100 with SMTP id kd4mr1962344igb.75.1444291627397; Thu, 08 Oct 2015 01:07:07 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d79si30726409ioj.86.2015.10.08.01.07.07; Thu, 08 Oct 2015 01:07:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752443AbbJHIHF (ORCPT + 7 others); Thu, 8 Oct 2015 04:07:05 -0400 Received: from szxga03-in.huawei.com ([119.145.14.66]:22668 "EHLO szxga03-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752054AbbJHIG6 (ORCPT ); Thu, 8 Oct 2015 04:06:58 -0400 Received: from 172.24.1.50 (EHLO szxeml428-hub.china.huawei.com) ([172.24.1.50]) by szxrg03-dlp.huawei.com (MOS 4.4.3-GA FastPath queued) with ESMTP id BOO08838; Thu, 08 Oct 2015 15:46:04 +0800 (CST) Received: from u105-115.huawei.com (10.141.105.115) by szxeml428-hub.china.huawei.com (10.82.67.183) with Microsoft SMTP Server id 14.3.235.1; Thu, 8 Oct 2015 15:45:50 +0800 From: Chen Feng To: , , , , , , , , , , , , , , , CC: , , , Subject: [PATCH 1/3] docs: dts: Documentation for smmu in hi6220 SoC. Date: Thu, 8 Oct 2015 15:45:46 +0800 Message-ID: <1444290348-66509-1-git-send-email-puck.chen@hisilicon.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 X-Originating-IP: [10.141.105.115] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A090202.5616235A.00F4, ss=1, re=0.000, recu=0.000, reip=0.000, cl=1, cld=1, fgs=0, ip=0.0.0.0, so=2013-05-26 15:14:31, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: 0b856e4f0c4332456c1a7ed5f1d06075 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: puck.chen@hisilicon.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.174 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Documentation for system mmu in hi6220 platform. Signed-off-by: Chen Feng Signed-off-by: Yu Dongbin --- .../bindings/iommu/hisi,hi6220-iommu.txt | 52 ++++++++++++++++++++++ 1 file changed, 52 insertions(+) create mode 100644 Documentation/devicetree/bindings/iommu/hisi,hi6220-iommu.txt diff --git a/Documentation/devicetree/bindings/iommu/hisi,hi6220-iommu.txt b/Documentation/devicetree/bindings/iommu/hisi,hi6220-iommu.txt new file mode 100644 index 0000000..32d1156 --- /dev/null +++ b/Documentation/devicetree/bindings/iommu/hisi,hi6220-iommu.txt @@ -0,0 +1,52 @@ +Hi6220 SoC SMMU Device Driver devicetree document +======================================================================= +The Architecture of SMMU on Hi6220 SoC: + + +------------------------------------------------------------------+ + | | + | +---------+ +--------+ +-------------+ +-------+ | + | | ADE | | ISP | | V/J codec | | G3D | | + | +----|----+ +---|----+ +------|------+ +---|---| | + | | | | | | + | ---------v-----------v--------------v--------------v----- | + | Media Bus | + | --------------------------------|---------------|-------- | + | | | | + | +---v---------------v--------+ | + | | SMMU | | + | +----------|---------|-------+ | + | | | | + +--------------------------------------------|---------|-----------+ + | | + +------------v---------v-----------+ + | DDRC | + +----------------------------------+ + +Note: +The media system shared the same smmu IP. to access DDR memory. And all +media IP used the same page table. + +Below binding describes the system mmu for media system in hi6220 platform + +Required properties: +- compatible: Should be "hisilicon,hi6220-smmu" example: + compatible = "hisilicon,hi6220-smmu"; +- reg: A tuple of base address and size of System MMU registers. +- interrupts: An interrupt specifier for interrupt signal of System MMU. +- clocks: The clock used for smmu IP. +- clock-names: The name to enable clock with clock framework. +- #iommu-cells: The iommu-cells should be 1 for muti-master to use. + +Examples: + smmu@f4210000 { + compatible = "hisilicon,hi6220-smmu"; + reg = <0x0 0xf4210000 0x0 0x1000>; + interrupts = ; + clocks = <&sys_ctrl HI6220_MMU_CLK>, + <&media_ctrl HI6220_MED_MMU>, + <&sys_ctrl HI6220_MEDIA_PLL_SRC>; + clock-names = "smmu_clk", + "media_sc_clk", + "smmu_peri_clk"; + #iommu-cells = <1>; + };