From patchwork Thu Sep 10 06:06:12 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chen Feng X-Patchwork-Id: 53363 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by patches.linaro.org (Postfix) with ESMTPS id 3E43F22B19 for ; Thu, 10 Sep 2015 06:06:42 +0000 (UTC) Received: by wicuu12 with SMTP id uu12sf3105572wic.2 for ; Wed, 09 Sep 2015 23:06:41 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=I0EJ78DwssuDBQMAe4EVCytXXBngyvtGuy/OubHxh0A=; b=X7n6pxnzCFJfEmdz/oxPmZQKxhFWZJblpXwrWRSXzW0849fHa7aZQADA4QzrSZ2/92 tLMlFOed8MWGILmKXJklqzuHPVviDAbOseWY7ZRygpzVGc0KA9GDthtBR/7YJOfJtIRU ABQYdToZnq+e9B5rbebK7WrAkQfI0xLPWaizdHYvC0ieUKs1JFt873Q6fLDR/LXdMl0V AghJIr8mwn19eRoEGdbj9RbWoXEG7cqIpxDRwb21QXeeTXkTOl0O2IUESxLY6rz11vrh 8r1z72gmGjmkxr2ZCzg4QMGNgzldlGrNebz/vNpwbp6QxG5FzIdvKH8HUvjw5A6afB62 UyUQ== X-Gm-Message-State: ALoCoQkFrChLzeQN4xQcl5cbF0xHZ5Dmgnvg11KmkxaGC2FPRavPDIXX96Od0h10Hx2JqW+J/dBl X-Received: by 10.112.16.200 with SMTP id i8mr9255154lbd.20.1441865201447; Wed, 09 Sep 2015 23:06:41 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.19.134 with SMTP id f6ls155515lae.74.gmail; Wed, 09 Sep 2015 23:06:41 -0700 (PDT) X-Received: by 10.152.179.107 with SMTP id df11mr32919571lac.95.1441865201272; Wed, 09 Sep 2015 23:06:41 -0700 (PDT) Received: from mail-la0-f52.google.com (mail-la0-f52.google.com. [209.85.215.52]) by mx.google.com with ESMTPS id c5si9380140lae.45.2015.09.09.23.06.40 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 09 Sep 2015 23:06:40 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) client-ip=209.85.215.52; Received: by laeb10 with SMTP id b10so21287698lae.1 for ; Wed, 09 Sep 2015 23:06:40 -0700 (PDT) X-Received: by 10.112.168.100 with SMTP id zv4mr33471587lbb.117.1441865200694; Wed, 09 Sep 2015 23:06:40 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp751407lbq; Wed, 9 Sep 2015 23:06:39 -0700 (PDT) X-Received: by 10.66.221.68 with SMTP id qc4mr68840851pac.26.1441865199505; Wed, 09 Sep 2015 23:06:39 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l12si2513944pbq.141.2015.09.09.23.06.38; Wed, 09 Sep 2015 23:06:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751523AbbIJGGg (ORCPT + 7 others); Thu, 10 Sep 2015 02:06:36 -0400 Received: from szxga02-in.huawei.com ([119.145.14.65]:56946 "EHLO szxga02-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751269AbbIJGGg (ORCPT ); Thu, 10 Sep 2015 02:06:36 -0400 Received: from 172.24.1.47 (EHLO szxeml427-hub.china.huawei.com) ([172.24.1.47]) by szxrg02-dlp.huawei.com (MOS 4.3.7-GA FastPath queued) with ESMTP id CSC43743; Thu, 10 Sep 2015 14:06:28 +0800 (CST) Received: from u105-115.huawei.com (10.141.105.115) by szxeml427-hub.china.huawei.com (10.82.67.182) with Microsoft SMTP Server id 14.3.235.1; Thu, 10 Sep 2015 14:06:14 +0800 From: Chen Feng To: , , CC: , , , , Subject: [PATCH 2/3] reset: hisilicon: document hisi-hi6220 reset controllers bindings Date: Thu, 10 Sep 2015 14:06:12 +0800 Message-ID: <1441865173-104103-2-git-send-email-puck.chen@hisilicon.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1441865173-104103-1-git-send-email-puck.chen@hisilicon.com> References: <1441865173-104103-1-git-send-email-puck.chen@hisilicon.com> MIME-Version: 1.0 X-Originating-IP: [10.141.105.115] X-CFilter-Loop: Reflected Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: puck.chen@hisilicon.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add DT bindings documentation for hi6220 SoC reset controller. Signed-off-by: Chen Feng --- .../bindings/reset/hisilicon,hi6220-reset.txt | 97 ++++++++++++++++++++++ arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 2 +- 2 files changed, 98 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/reset/hisilicon,hi6220-reset.txt diff --git a/Documentation/devicetree/bindings/reset/hisilicon,hi6220-reset.txt b/Documentation/devicetree/bindings/reset/hisilicon,hi6220-reset.txt new file mode 100644 index 0000000..8a23f50 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/hisilicon,hi6220-reset.txt @@ -0,0 +1,97 @@ +Hisilicon System Reset Controller +====================================== + +Please also refer to reset.txt in this directory for common reset +controller binding usage. + +The reset controller node must be a sub-node of the chip controller +node on SoCs. + +Required properties: +- compatible: may be "hisilicon,hisi_reset_ctl" +- reg: should be register base and length as documented in the + datasheet +- #reset-cells: 1, see below + +Example: + + reset_ctrl: reset_ctrl@f7030304 { + compatible = "hisilicon,hi6220_reset_ctl"; + reg = <0x0 0xf7030304 0x0 0x1000>; + #reset-cells = <1>; + }; + +Specifying reset lines connected to IP modules +============================================== +example: + + uart1: uart1@..... { + ... + resets = <&reset_ctrl 0x305>; + ... + }; + +The following RESET_INDEX values are valid for hi6220 SoC: + PERIPH_RSTDIS0_MMC0 = 0x000, + PERIPH_RSTDIS0_MMC1 = 0x001, + PERIPH_RSTDIS0_MMC2 = 0x002, + PERIPH_RSTDIS0_NANDC = 0x003, + PERIPH_RSTDIS0_USBOTG_BUS = 0x004, + PERIPH_RSTDIS0_POR_PICOPHY = 0x005, + PERIPH_RSTDIS0_USBOTG = 0x006, + PERIPH_RSTDIS0_USBOTG_32K = 0x007, + + PERIPH_RSTDIS1_HIFI = 0x100, + PERIPH_RSTDIS1_DIGACODEC = 0x105, + + PERIPH_RSTEN2_IPF = 0x200, + PERIPH_RSTEN2_SOCP = 0x201, + PERIPH_RSTEN2_DMAC = 0x202, + PERIPH_RSTEN2_SECENG = 0x203, + PERIPH_RSTEN2_ABB = 0x204, + PERIPH_RSTEN2_HPM0 = 0x205, + PERIPH_RSTEN2_HPM1 = 0x206, + PERIPH_RSTEN2_HPM2 = 0x207, + PERIPH_RSTEN2_HPM3 = 0x208, + + PERIPH_RSTEN3_CSSYS = 0x300, + PERIPH_RSTEN3_I2C0 = 0x301, + PERIPH_RSTEN3_I2C1 = 0x302, + PERIPH_RSTEN3_I2C2 = 0x303, + PERIPH_RSTEN3_I2C3 = 0x304, + PERIPH_RSTEN3_UART1 = 0x305, + PERIPH_RSTEN3_UART2 = 0x306, + PERIPH_RSTEN3_UART3 = 0x307, + PERIPH_RSTEN3_UART4 = 0x308, + PERIPH_RSTEN3_SSP = 0x309, + PERIPH_RSTEN3_PWM = 0x30a, + PERIPH_RSTEN3_BLPWM = 0x30b, + PERIPH_RSTEN3_TSENSOR = 0x30c, + PERIPH_RSTEN3_DAPB = 0x312, + PERIPH_RSTEN3_HKADC = 0x313, + PERIPH_RSTEN3_CODEC_SSI = 0x314, + PERIPH_RSTEN3_PMUSSI1 = 0x316, + + PERIPH_RSTEN8_RS0 = 0x400, + PERIPH_RSTEN8_RS2 = 0x401, + PERIPH_RSTEN8_RS3 = 0x402, + PERIPH_RSTEN8_MS0 = 0x403, + PERIPH_RSTEN8_MS2 = 0x405, + PERIPH_RSTEN8_XG2RAM0 = 0x406, + PERIPH_RSTEN8_X2SRAM_TZMA = 0x407, + PERIPH_RSTEN8_SRAM = 0x408, + PERIPH_RSTEN8_HARQ = 0x40a, + PERIPH_RSTEN8_DDRC = 0x40c, + PERIPH_RSTEN8_DDRC_APB = 0x40d, + PERIPH_RSTEN8_DDRPACK_APB = 0x40e, + PERIPH_RSTEN8_DDRT = 0x411, + + PERIPH_RSDIST9_CARM_DAP = 0x500, + PERIPH_RSDIST9_CARM_ATB = 0x501, + PERIPH_RSDIST9_CARM_LBUS = 0x502, + PERIPH_RSDIST9_CARM_POR = 0x503, + PERIPH_RSDIST9_CARM_CORE = 0x504, + PERIPH_RSDIST9_CARM_DBG = 0x505, + PERIPH_RSDIST9_CARM_L2 = 0x506, + PERIPH_RSDIST9_CARM_SOCDBG = 0x507, + PERIPH_RSDIST9_CARM_ETM = 0x508, diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi index 09bb9d1..111537a 100644 --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi @@ -169,7 +169,7 @@ }; reset_ctrl: reset_ctrl@f7030304 { - compatible = "hisilicon,hisi_reset_ctl"; + compatible = "hisilicon,hi6220_reset_ctl"; reg = <0x0 0xf7030304 0x0 0x1000>; #reset-cells = <1>; };