From patchwork Tue Jun 2 12:31:56 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 49372 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id DB0AB20BD1 for ; Tue, 2 Jun 2015 12:34:44 +0000 (UTC) Received: by wibbk2 with SMTP id bk2sf30661756wib.2 for ; Tue, 02 Jun 2015 05:34:44 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=/6FAQ8gPjYxh1X1RAK+ZHjXf0FF2razYWEi50qzJPE0=; b=NSKiJ7eyVlsTNNfQ5cJfaiBQuT0zXxmh/FYh6WA9s1bGGxJTf/gLgBL324tdNkFN8O N/zZTi8UwJvr/wHajhKMhdgMUCNiGOWRu68mqvM3H2QwztCjHNj9SJURTISzQ+8aHt4O Gix7DiXNg8O4XvHeAYig17uPpwBgdWONqR0jvImeAwJYmPHfWnaCnWVbILnx5ol3gH1q vRsQUXmFhJDxvRldWBb4f5oZUnZ4CiQcrz7kpIXcYrglZ8SaiUUyWs2Q6E4ju8xCauVa g2cQ7UBrYmIx2XZzCzV/Kj3S6AkvNcq3fhVg3MG2QtyWpsPEOBvZWZe8eT5BJreTN8zy rJpg== X-Gm-Message-State: ALoCoQlLcn1b4nWmMz5R2q52MdLn7TAp0099kruI/Slqtm5/tODPlIQ1OU6CmVuUyc5y5OmiLLaH X-Received: by 10.194.5.229 with SMTP id v5mr25635382wjv.0.1433248484196; Tue, 02 Jun 2015 05:34:44 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.29.7 with SMTP id f7ls193209lah.48.gmail; Tue, 02 Jun 2015 05:34:44 -0700 (PDT) X-Received: by 10.152.21.97 with SMTP id u1mr25560549lae.71.1433248484002; Tue, 02 Jun 2015 05:34:44 -0700 (PDT) Received: from mail-la0-f42.google.com (mail-la0-f42.google.com. [209.85.215.42]) by mx.google.com with ESMTPS id r6si14952459lag.118.2015.06.02.05.34.43 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 02 Jun 2015 05:34:43 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.42 as permitted sender) client-ip=209.85.215.42; Received: by laei3 with SMTP id i3so36393134lae.3 for ; Tue, 02 Jun 2015 05:34:43 -0700 (PDT) X-Received: by 10.112.204.6 with SMTP id ku6mr25902032lbc.73.1433248483909; Tue, 02 Jun 2015 05:34:43 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.108.230 with SMTP id hn6csp3032114lbb; Tue, 2 Jun 2015 05:34:42 -0700 (PDT) X-Received: by 10.70.129.17 with SMTP id ns17mr50216660pdb.12.1433248481933; Tue, 02 Jun 2015 05:34:41 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id fk8si26190907pab.89.2015.06.02.05.34.40; Tue, 02 Jun 2015 05:34:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932146AbbFBMee (ORCPT + 28 others); Tue, 2 Jun 2015 08:34:34 -0400 Received: from mail-wi0-f182.google.com ([209.85.212.182]:38220 "EHLO mail-wi0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758907AbbFBMeQ (ORCPT ); Tue, 2 Jun 2015 08:34:16 -0400 Received: by wizo1 with SMTP id o1so142655754wiz.1 for ; Tue, 02 Jun 2015 05:34:13 -0700 (PDT) X-Received: by 10.180.105.38 with SMTP id gj6mr30088423wib.90.1433248452875; Tue, 02 Jun 2015 05:34:12 -0700 (PDT) Received: from localhost.localdomain (sju31-1-78-210-255-2.fbx.proxad.net. [78.210.255.2]) by mx.google.com with ESMTPSA id tl3sm26620396wjc.20.2015.06.02.05.34.11 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 02 Jun 2015 05:34:12 -0700 (PDT) From: Daniel Lezcano To: tglx@linutronix.de, mingo@kernel.org Cc: Maxime Coquelin , kbuild test robot , linux-kernel@vger.kernel.org (open list:CLOCKSOURCE, CLOC...) Subject: [PATCH 11/11] clockevents/drivers/timer-stm32: Fix build warning spotted by kbuild test robot Date: Tue, 2 Jun 2015 14:31:56 +0200 Message-Id: <1433248316-26320-11-git-send-email-daniel.lezcano@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1433248316-26320-1-git-send-email-daniel.lezcano@linaro.org> References: <556DA1E5.1030601@linaro.org> <1433248316-26320-1-git-send-email-daniel.lezcano@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: daniel.lezcano@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.42 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Maxime Coquelin This patch fixes below warning spotted by kbuild test robot when building with ARCH=powerpc: drivers/clocksource/timer-stm32.c: In function 'stm32_clockevent_init': >> drivers/clocksource/timer-stm32.c:140:9: warning: large integer implicitly truncated to unsigned type [-Woverflow] writel_relaxed(~0UL, data->base + TIM_ARR); The fix consists in using 0U instead of 0UL. Reported-by: kbuild test robot Signed-off-by: Maxime Coquelin Signed-off-by: Daniel Lezcano --- drivers/clocksource/timer-stm32.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/clocksource/timer-stm32.c b/drivers/clocksource/timer-stm32.c index fad2e2e..a97e8b5 100644 --- a/drivers/clocksource/timer-stm32.c +++ b/drivers/clocksource/timer-stm32.c @@ -137,9 +137,9 @@ static void __init stm32_clockevent_init(struct device_node *np) } /* Detect whether the timer is 16 or 32 bits */ - writel_relaxed(~0UL, data->base + TIM_ARR); + writel_relaxed(~0U, data->base + TIM_ARR); max_delta = readl_relaxed(data->base + TIM_ARR); - if (max_delta == ~0UL) { + if (max_delta == ~0U) { prescaler = 1; bits = 32; } else {