From patchwork Mon Nov 17 10:36:11 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Ankit Jindal X-Patchwork-Id: 40903 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f70.google.com (mail-la0-f70.google.com [209.85.215.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 0E9E024035 for ; Mon, 17 Nov 2014 10:39:12 +0000 (UTC) Received: by mail-la0-f70.google.com with SMTP id ge10sf12457732lab.5 for ; Mon, 17 Nov 2014 02:39:11 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=RFcKaNg2WaI9dUYBswSa9XZrw3GoZcPME/RU6Cr2tR4=; b=m7q7UzckbULjkx00KwwbOpTBhMJmeecuhULZ4UIFQ+UssraljmghMcHP5W4phdZN1E LqVBg67kpDBsXemPeSYtOVY91sTWADVtOUdAHY1cRrqt11ZkC0HvuH89mVDdzPfbJaRM 5tehmIAFSA/5mG81LRm8JWOIN469/E/qxTbX5jsj4NBukHrgXYyuXXlR4rR+cxBvn4cL jkeBGoiI487LOsUsZoOogZ3M6Dx5GkzfWX2VICNxnyc8DhvGDOo3kebf+rySeHBXI0Wx RmP33FIa3+lOZkawFfI6tV+iXi+sJpThtwuYC1HzTCFSlRK5fZL9T6j8/s8w431YEJ89 hx9A== X-Gm-Message-State: ALoCoQkrf36TrR0LnztkBoPIBkJRUmigpLpyvX/FYjg1mzBLA2Z0vlw1BaCPjE/0ehneb7Xaw95M X-Received: by 10.152.88.98 with SMTP id bf2mr13801242lab.1.1416220751015; Mon, 17 Nov 2014 02:39:11 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.43.84 with SMTP id u20ls807960lal.21.gmail; Mon, 17 Nov 2014 02:39:10 -0800 (PST) X-Received: by 10.152.179.67 with SMTP id de3mr9162146lac.73.1416220750391; Mon, 17 Nov 2014 02:39:10 -0800 (PST) Received: from mail-lb0-f182.google.com (mail-lb0-f182.google.com. [209.85.217.182]) by mx.google.com with ESMTPS id am7si42206125lac.124.2014.11.17.02.39.10 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 17 Nov 2014 02:39:10 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.182 as permitted sender) client-ip=209.85.217.182; Received: by mail-lb0-f182.google.com with SMTP id f15so17452031lbj.27 for ; Mon, 17 Nov 2014 02:39:10 -0800 (PST) X-Received: by 10.112.235.196 with SMTP id uo4mr26123593lbc.66.1416220750291; Mon, 17 Nov 2014 02:39:10 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp1132714lbc; Mon, 17 Nov 2014 02:39:09 -0800 (PST) X-Received: by 10.66.197.195 with SMTP id iw3mr28188411pac.12.1416220748574; Mon, 17 Nov 2014 02:39:08 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ks5si34941860pdb.42.2014.11.17.02.39.07 for ; Mon, 17 Nov 2014 02:39:08 -0800 (PST) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752763AbaKQKjF (ORCPT + 26 others); Mon, 17 Nov 2014 05:39:05 -0500 Received: from mail-pd0-f176.google.com ([209.85.192.176]:33334 "EHLO mail-pd0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752660AbaKQKic (ORCPT ); Mon, 17 Nov 2014 05:38:32 -0500 Received: by mail-pd0-f176.google.com with SMTP id y10so1625090pdj.7 for ; Mon, 17 Nov 2014 02:38:32 -0800 (PST) X-Received: by 10.68.90.225 with SMTP id bz1mr2060259pbb.153.1416220712181; Mon, 17 Nov 2014 02:38:32 -0800 (PST) Received: from pnqlab023.amcc.com ([182.73.239.130]) by mx.google.com with ESMTPSA id od9sm8945685pbb.96.2014.11.17.02.38.27 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 17 Nov 2014 02:38:31 -0800 (PST) From: Ankit Jindal To: linux-kernel@vger.kernel.org Cc: "Hans J. Koch" , Greg Kroah-Hartman , patches@apm.com, linux-arm-kernel@lists.infradead.org, Rob Herring , Tushar Jagad , Russell King - ARM Linux , devicetree@vger.kernel.org, Guenter Roeck , Varka Bhadram , Kumar Gala , Anup Patel , =?UTF-8?q?Andreas=20F=C3=A4rber?= , Ankit Jindal Subject: [PATCH v5 5/6] Documentation: dt-bindings: Add binding info for X-Gene QMTM UIO driver Date: Mon, 17 Nov 2014 16:06:11 +0530 Message-Id: <1416220572-13381-6-git-send-email-ankit.jindal@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1416220572-13381-1-git-send-email-ankit.jindal@linaro.org> References: <1416220572-13381-1-git-send-email-ankit.jindal@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: ankit.jindal@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.182 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds device tree binding documentation for X-Gene QMTM UIO driver. Signed-off-by: Ankit Jindal Signed-off-by: Tushar Jagad Reviewed-by: Andreas Färber --- .../devicetree/bindings/uio/uio_xgene_qmtm.txt | 50 ++++++++++++++++++++ 1 file changed, 50 insertions(+) create mode 100644 Documentation/devicetree/bindings/uio/uio_xgene_qmtm.txt diff --git a/Documentation/devicetree/bindings/uio/uio_xgene_qmtm.txt b/Documentation/devicetree/bindings/uio/uio_xgene_qmtm.txt new file mode 100644 index 0000000..7afe78c --- /dev/null +++ b/Documentation/devicetree/bindings/uio/uio_xgene_qmtm.txt @@ -0,0 +1,50 @@ +APM X-Gene QMTM nodes + +The Applied Micro X-Gene SOC has on-chip QMTM (Queue manager +and Traffic manager). It is a device for managing hardware queues. +It also implements QoS among hardware queues hence term "traffic" +manager is present in its name. + +Required properties: +- compatible: Should be "apm,xgene-qmtm" +- reg: Address and length of the register set for the device. It contains the + information of registers in the same order as described by reg-names. +- reg-names: Should contain the register set names + - "csr": QMTM control and status register address space. + - "fabric": QMTM memory mapped access to queue states. +- qpool-memory: Points to the phandle of the node defining memory location for + creating QMTM queues. This must point to the reserved-memory node + (as-per reserved memory bindings). It is expected that size and + location of qpool memory will be configurable via bootloader. +- clocks: Reference to the clock entry. +- num-queues: Number of queues under this QMTM device. +- devid: QMTM identification number for the system having multiple QMTM devices. + This is used to form a unique id (a tuple of queue number and + device id) for the queues belonging to this device. + +Example: + qmtm1_uio_qpool: qmtm1_uio_qpool { + reg = <0x0 0x0 0x0 0x0>; + }; + + qmtm1clk: qmtmclk@1f20c000 { + compatible = "apm,xgene-device-clock"; + clock-output-names = "qmtm1clk"; + }; + + qmtm1_uio: qmtm_uio@1f200000 { + compatible = "apm,xgene-qmtm"; + status = "disabled"; + reg = <0x0 0x1f200000 0x0 0x10000>, + <0x0 0x1b000000 0x0 0x400000>; + reg-names = "csr", "fabric"; + qpool-memory = <&qmtm1_uio_qpool>; + clocks = <&qmtm1clk 0>; + num-queues = <0x400>; + devid = <1>; + }; + + /* Board-specific peripheral configurations */ + &qmtm1_uio { + status = "okay"; + };