From patchwork Mon Oct 27 13:22:22 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: wangyijing X-Patchwork-Id: 39620 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 3DDBF2118A for ; Mon, 27 Oct 2014 12:45:05 +0000 (UTC) Received: by mail-wi0-f199.google.com with SMTP id r20sf1884004wiv.6 for ; Mon, 27 Oct 2014 05:45:04 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=nJrHaFOsh9C8yCJxBLv64fxuN81GvXOIJS3wNPkVxzk=; b=XJ4OnTXwKpOGBKFY+9I1pTt/23yN7uTISVPMg1gW+1vl6V0491IOCjv/ywf1KD0hHq KUckEL5xdUqIHBXtcJ4OTbOfsGHtHc0OBV4SOeoBZ+V80D87SR8ESaiQIxjGo6u6tjQV MxRc+4eX9cBYCO9qqBdmFPNZZj13FlP1u8cfN3IBzR7nRVYQ80h62NUy2b8wte44tTaw WiHP6oKWblRu6GOuIG1J3BK+D17HkMyOXH/Qxr1fvrXi87fAM6uLDSMbHZjqCaNk7Y3+ XfUBfVU2CZLsQgRLZUz+YejDB5G5Ok8NODJMCOGNb4saoeUCjaw3TH/kchxAhKAPHcjL ++fA== X-Gm-Message-State: ALoCoQkpo1toZUbxkDzIy5P9w5gFjhQcvePWf5rxMEhnUx4j8d64TDg0GqJVJHCLmBZpxHXMWA8f X-Received: by 10.194.206.10 with SMTP id lk10mr604301wjc.3.1414413904418; Mon, 27 Oct 2014 05:45:04 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.115.207 with SMTP id jq15ls780178lab.49.gmail; Mon, 27 Oct 2014 05:45:04 -0700 (PDT) X-Received: by 10.153.7.107 with SMTP id db11mr23547241lad.35.1414413904230; Mon, 27 Oct 2014 05:45:04 -0700 (PDT) Received: from mail-lb0-f182.google.com (mail-lb0-f182.google.com. [209.85.217.182]) by mx.google.com with ESMTPS id nz4si19736220lbb.113.2014.10.27.05.45.03 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 27 Oct 2014 05:45:03 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.182 as permitted sender) client-ip=209.85.217.182; Received: by mail-lb0-f182.google.com with SMTP id f15so4582111lbj.41 for ; Mon, 27 Oct 2014 05:45:03 -0700 (PDT) X-Received: by 10.152.29.8 with SMTP id f8mr23465672lah.56.1414413903784; Mon, 27 Oct 2014 05:45:03 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp282109lbz; Mon, 27 Oct 2014 05:45:02 -0700 (PDT) X-Received: by 10.70.37.79 with SMTP id w15mr24237281pdj.8.1414413901282; Mon, 27 Oct 2014 05:45:01 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id on8si10437016pbb.85.2014.10.27.05.45.00 for ; Mon, 27 Oct 2014 05:45:01 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753320AbaJ0Mo6 (ORCPT + 26 others); Mon, 27 Oct 2014 08:44:58 -0400 Received: from szxga03-in.huawei.com ([119.145.14.66]:39257 "EHLO szxga03-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752928AbaJ0Ml5 (ORCPT ); Mon, 27 Oct 2014 08:41:57 -0400 Received: from 172.24.2.119 (EHLO szxeml404-hub.china.huawei.com) ([172.24.2.119]) by szxrg03-dlp.huawei.com (MOS 4.4.3-GA FastPath queued) with ESMTP id AWE51675; Mon, 27 Oct 2014 20:41:52 +0800 (CST) Received: from localhost.localdomain (10.175.100.166) by szxeml404-hub.china.huawei.com (10.82.67.59) with Microsoft SMTP Server id 14.3.158.1; Mon, 27 Oct 2014 20:41:37 +0800 From: Yijing Wang To: Bjorn Helgaas CC: , , Xinwei Hu , Wuyun , , Russell King , , Thomas Gleixner , Konrad Rzeszutek Wilk , , Joerg Roedel , , , "Benjamin Herrenschmidt" , , , Sebastian Ott , "Tony Luck" , , "David S. Miller" , , Chris Metcalf , Ralf Baechle , Lucas Stach , David Vrabel , "Sergei Shtylyov" , Michael Ellerman , Thierry Reding , "Thomas Petazzoni" , Yijing Wang Subject: [PATCH 16/16] PCI/MSI: Clean up unused MSI arch functions Date: Mon, 27 Oct 2014 21:22:22 +0800 Message-ID: <1414416142-31239-17-git-send-email-wangyijing@huawei.com> X-Mailer: git-send-email 1.7.1 In-Reply-To: <1414416142-31239-1-git-send-email-wangyijing@huawei.com> References: <1414416142-31239-1-git-send-email-wangyijing@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.175.100.166] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A020203.544E3D91.01B6, ss=1, re=0.000, recu=0.000, reip=0.000, cl=1, cld=1, fgs=0, ip=0.0.0.0, so=2013-05-26 15:14:31, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: 601c5f91fcdd70c7ec2296b452cd3715 Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: wangyijing@huawei.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.182 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Now we use MSI controller in all platforms to configure MSI/MSI-X. We can clean up the unused arch functions. Signed-off-by: Yijing Wang Reviewed-by: Lucas Stach --- drivers/pci/msi.c | 90 ++++++++++++++++++-------------------------------- include/linux/msi.h | 11 ------ 2 files changed, 33 insertions(+), 68 deletions(-) diff --git a/drivers/pci/msi.c b/drivers/pci/msi.c index 0e1da3e..cdb4634 100644 --- a/drivers/pci/msi.c +++ b/drivers/pci/msi.c @@ -27,7 +27,6 @@ int pci_msi_ignore_mask; #define msix_table_size(flags) ((flags & PCI_MSIX_FLAGS_QSIZE) + 1) - /* Arch hooks */ struct msi_controller * __weak pcibios_msi_controller(struct pci_bus *bus) @@ -35,56 +34,31 @@ struct msi_controller * __weak pcibios_msi_controller(struct pci_bus *bus) return NULL; } -struct msi_controller *pci_msi_controller(struct pci_bus *bus) -{ - return pcibios_msi_controller(bus); -} - -int __weak arch_setup_msi_irq(struct pci_dev *dev, struct msi_desc *desc) -{ - struct msi_controller *ctrl = pci_msi_controller(dev->bus); - int err; - - if (!ctrl || !ctrl->setup_irq) - return -EINVAL; - - err = ctrl->setup_irq(ctrl, dev, desc); - if (err < 0) - return err; - - return 0; -} - -void __weak arch_teardown_msi_irq(unsigned int irq) -{ - struct msi_desc *entry = irq_get_msi_desc(irq); - struct msi_controller *ctrl = pci_msi_controller(entry->dev->bus); - - if (!ctrl || !ctrl->teardown_irq) - return; - - ctrl->teardown_irq(ctrl, irq); -} - -int __weak arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type) +int setup_msi_irqs(struct pci_dev *dev, int nvec, int type) { struct msi_desc *entry; int ret; struct msi_controller *ctrl; - ctrl = pci_msi_controller(dev->bus); - if (ctrl && ctrl->setup_irqs) + ctrl = pcibios_msi_controller(dev->bus); + if (!ctrl) + return -EINVAL; + + if (ctrl->setup_irqs) return ctrl->setup_irqs(ctrl, dev, nvec, type); /* * If an architecture wants to support multiple MSI, it needs to - * override arch_setup_msi_irqs() + * implement ctrl->setup_irqs(). */ if (type == PCI_CAP_ID_MSI && nvec > 1) return 1; + if (!ctrl->setup_irq) + return -EINVAL; + list_for_each_entry(entry, &dev->msi_list, list) { - ret = arch_setup_msi_irq(dev, entry); + ret = ctrl->setup_irq(ctrl, dev, entry); if (ret < 0) return ret; if (ret > 0) @@ -101,6 +75,10 @@ int __weak arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type) void default_teardown_msi_irqs(struct pci_dev *dev) { struct msi_desc *entry; + struct msi_controller *ctrl = pcibios_msi_controller(dev->bus); + + if (!ctrl->teardown_irq) + return; list_for_each_entry(entry, &dev->msi_list, list) { int i, nvec; @@ -111,18 +89,18 @@ void default_teardown_msi_irqs(struct pci_dev *dev) else nvec = 1 << entry->msi_attrib.multiple; for (i = 0; i < nvec; i++) - arch_teardown_msi_irq(entry->irq + i); + ctrl->teardown_irq(ctrl, entry->irq + i); } } -void __weak arch_teardown_msi_irqs(struct pci_dev *dev) +static void teardown_msi_irqs(struct pci_dev *dev) { - struct msi_controller *ctrl = pci_msi_controller(dev->bus); + struct msi_controller *ctrl = pcibios_msi_controller(dev->bus); if (ctrl && ctrl->teardown_irqs) return ctrl->teardown_irqs(ctrl, dev); - return default_teardown_msi_irqs(dev); + default_teardown_msi_irqs(dev); } static void default_restore_msi_irq(struct pci_dev *dev, int irq) @@ -143,10 +121,17 @@ static void default_restore_msi_irq(struct pci_dev *dev, int irq) __write_msi_msg(entry, &entry->msg); } -void __weak arch_restore_msi_irqs(struct pci_dev *dev) +void default_restore_msi_irqs(struct pci_dev *dev) { - struct msi_controller *ctrl = pci_msi_controller(dev->bus); + struct msi_desc *entry; + list_for_each_entry(entry, &dev->msi_list, list) + default_restore_msi_irq(dev, entry->irq); +} + +static void restore_msi_irqs(struct pci_dev *dev) +{ + struct msi_controller *ctrl = pcibios_msi_controller(dev->bus); if (ctrl && ctrl->restore_irqs) return ctrl->restore_irqs(ctrl, dev); @@ -259,15 +244,6 @@ void unmask_msi_irq(struct irq_data *data) msi_set_mask_bit(data, 0); } -void default_restore_msi_irqs(struct pci_dev *dev) -{ - struct msi_desc *entry; - - list_for_each_entry(entry, &dev->msi_list, list) { - default_restore_msi_irq(dev, entry->irq); - } -} - void __read_msi_msg(struct msi_desc *entry, struct msi_msg *msg) { BUG_ON(entry->dev->current_state != PCI_D0); @@ -387,7 +363,7 @@ static void free_msi_irqs(struct pci_dev *dev) BUG_ON(irq_has_action(entry->irq + i)); } - arch_teardown_msi_irqs(dev); + teardown_msi_irqs(dev); list_for_each_entry_safe(entry, tmp, &dev->msi_list, list) { if (entry->msi_attrib.is_msix) { @@ -446,7 +422,7 @@ static void __pci_restore_msi_state(struct pci_dev *dev) pci_intx_for_msi(dev, 0); msi_set_enable(dev, 0); - arch_restore_msi_irqs(dev); + restore_msi_irqs(dev); pci_read_config_word(dev, dev->msi_cap + PCI_MSI_FLAGS, &control); msi_mask_irq(entry, msi_mask(entry->msi_attrib.multi_cap), @@ -469,7 +445,7 @@ static void __pci_restore_msix_state(struct pci_dev *dev) msix_clear_and_set_ctrl(dev, 0, PCI_MSIX_FLAGS_ENABLE | PCI_MSIX_FLAGS_MASKALL); - arch_restore_msi_irqs(dev); + restore_msi_irqs(dev); list_for_each_entry(entry, &dev->msi_list, list) { msix_mask_irq(entry, entry->masked); } @@ -639,7 +615,7 @@ static int msi_capability_init(struct pci_dev *dev, int nvec) list_add_tail(&entry->list, &dev->msi_list); /* Configure MSI capability structure */ - ret = arch_setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSI); + ret = setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSI); if (ret) { msi_mask_irq(entry, mask, ~mask); free_msi_irqs(dev); @@ -754,7 +730,7 @@ static int msix_capability_init(struct pci_dev *dev, if (ret) return ret; - ret = arch_setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSIX); + ret = setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSIX); if (ret) goto out_avail; diff --git a/include/linux/msi.h b/include/linux/msi.h index 4426cb4..e4eb137 100644 --- a/include/linux/msi.h +++ b/include/linux/msi.h @@ -51,19 +51,8 @@ struct msi_desc { struct msi_msg msg; }; -/* - * The arch hooks to setup up msi irqs. Those functions are - * implemented as weak symbols so that they /can/ be overriden by - * architecture specific code if needed. - */ -int arch_setup_msi_irq(struct pci_dev *dev, struct msi_desc *desc); -void arch_teardown_msi_irq(unsigned int irq); -int arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type); -void arch_teardown_msi_irqs(struct pci_dev *dev); -void arch_restore_msi_irqs(struct pci_dev *dev); void default_teardown_msi_irqs(struct pci_dev *dev); -void default_restore_msi_irqs(struct pci_dev *dev); struct msi_controller { struct module *owner;