From patchwork Tue Sep 30 13:48:31 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sudeep Holla X-Patchwork-Id: 38147 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ee0-f70.google.com (mail-ee0-f70.google.com [74.125.83.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 5FE5B20549 for ; Tue, 30 Sep 2014 13:50:19 +0000 (UTC) Received: by mail-ee0-f70.google.com with SMTP id c13sf660815eek.9 for ; Tue, 30 Sep 2014 06:50:18 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=A5MmeVuM8XHz8AHE+XXJqYxS6YXQSat00HJ0V4PNgI8=; b=awd6RJeuGLNiAInP/rTq+QzUb2WsminwIQJEvdz1cTpxFYF8sQWhSeQn1lKcCF20JZ PUqEcwM/MeLcQdiX3u/sp+wRSEQjsYwDNfKqw695YitFkzfKDqYHkIExbNOh+KNCXAmz nXZySX5W6oC95L0XjpzvJkBJzK19IsvhmofcjY4xbn54pAN9nIEJjDLS+BbAuRY0qYR+ TaI0eOuZybuhMI8NW8iai7pmUvzdt4Q+jt253T+tlVUusK/+1x1Aj63QLfPreIwcgCDD b+wtYa63CaHFyeFPGmSU/tqCzGf2MDa61LROQL5a9UBHDxlasaoCM/F62qPzybdFg8PF HdTA== X-Gm-Message-State: ALoCoQmr8B2crd4aaojGB6Z31msRhKl6i5ggagUQ2IlurwUgRLSd1YAJBxCmQDiIT9vNQt3PrJl8 X-Received: by 10.180.87.228 with SMTP id bb4mr879384wib.3.1412085018464; Tue, 30 Sep 2014 06:50:18 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.224.161 with SMTP id rd1ls41396lac.95.gmail; Tue, 30 Sep 2014 06:50:18 -0700 (PDT) X-Received: by 10.152.23.199 with SMTP id o7mr47811652laf.26.1412085018264; Tue, 30 Sep 2014 06:50:18 -0700 (PDT) Received: from mail-lb0-f172.google.com (mail-lb0-f172.google.com [209.85.217.172]) by mx.google.com with ESMTPS id d2si22944835lbv.18.2014.09.30.06.50.17 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 30 Sep 2014 06:50:17 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) client-ip=209.85.217.172; Received: by mail-lb0-f172.google.com with SMTP id b6so4575030lbj.31 for ; Tue, 30 Sep 2014 06:50:17 -0700 (PDT) X-Received: by 10.112.4.33 with SMTP id h1mr43940306lbh.67.1412085017428; Tue, 30 Sep 2014 06:50:17 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.130.169 with SMTP id of9csp349917lbb; Tue, 30 Sep 2014 06:50:16 -0700 (PDT) X-Received: by 10.66.157.231 with SMTP id wp7mr4395513pab.151.1412085015700; Tue, 30 Sep 2014 06:50:15 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ht9si26904680pdb.219.2014.09.30.06.49.45 for ; Tue, 30 Sep 2014 06:50:15 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752647AbaI3NtM (ORCPT + 27 others); Tue, 30 Sep 2014 09:49:12 -0400 Received: from fw-tnat.cambridge.arm.com ([217.140.96.21]:51768 "EHLO cam-smtp0.cambridge.arm.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1752427AbaI3NtH (ORCPT ); Tue, 30 Sep 2014 09:49:07 -0400 Received: from e103737-lin.cambridge.arm.com (e103737-lin.cambridge.arm.com [10.1.207.153]) by cam-smtp0.cambridge.arm.com (8.13.8/8.13.8) with ESMTP id s8UDmMqO025876; Tue, 30 Sep 2014 14:48:27 +0100 From: Sudeep Holla To: LKML Cc: Sudeep Holla , Heiko Carstens , Lorenzo Pieralisi , Greg Kroah-Hartman , Russell King , Will Deacon , linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 10/11] ARM: kernel: add support for cpu cache information Date: Tue, 30 Sep 2014 14:48:31 +0100 Message-Id: <1412084912-2767-11-git-send-email-sudeep.holla@arm.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1412084912-2767-1-git-send-email-sudeep.holla@arm.com> References: <1412084912-2767-1-git-send-email-sudeep.holla@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: sudeep.holla@arm.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds support for cacheinfo on ARM platforms. On ARMv7, the cache hierarchy can be identified through Cache Level ID register(CLIDR) while the cache geometry is provided by Cache Size ID register(CCSIDR). On architecture versions before ARMv7, CLIDR and CCSIDR is not implemented. The cache type register(CTR) provides both cache hierarchy and geometry if implemented. For implementations that doesn't support CTR, we need to list the probable value of CTR if it was implemented along with the cpuid for the sake of simplicity to handle them. Since the architecture doesn't provide any way of detecting the cpus sharing particular cache, device tree is used fo the same purpose. On non-DT platforms, first level caches are per-cpu while higher level caches are assumed system-wide. Signed-off-by: Sudeep Holla Tested-by: Stephen Boyd Cc: Russell King Cc: Will Deacon Cc: linux-arm-kernel@lists.infradead.org --- arch/arm/kernel/Makefile | 1 + arch/arm/kernel/cacheinfo.c | 282 ++++++++++++++++++++++++++++++++++++++++++++ arch/arm/mm/Kconfig | 13 ++ 3 files changed, 296 insertions(+) create mode 100644 arch/arm/kernel/cacheinfo.c diff --git a/arch/arm/kernel/Makefile b/arch/arm/kernel/Makefile index 38ddd9f83d0e..2c5ff0efb670 100644 --- a/arch/arm/kernel/Makefile +++ b/arch/arm/kernel/Makefile @@ -29,6 +29,7 @@ obj-y += entry-v7m.o v7m.o else obj-y += entry-armv.o endif +obj-$(CONFIG_CPU_HAS_CACHE) += cacheinfo.o obj-$(CONFIG_OC_ETM) += etm.o obj-$(CONFIG_CPU_IDLE) += cpuidle.o diff --git a/arch/arm/kernel/cacheinfo.c b/arch/arm/kernel/cacheinfo.c new file mode 100644 index 000000000000..8e4f677741d8 --- /dev/null +++ b/arch/arm/kernel/cacheinfo.c @@ -0,0 +1,282 @@ +/* + * ARM cacheinfo support + * + * Copyright (C) 2014 ARM Ltd. + * All Rights Reserved + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + * + * This program is distributed "as is" WITHOUT ANY WARRANTY of any + * kind, whether express or implied; without even the implied warranty + * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program. If not, see . + */ + +#include +#include +#include +#include +#include + +#include +#include +#include + +#define cache_is_armv7() \ + (cpu_architecture() >= CPU_ARCH_ARMv7 && !armv6_extended()) +#define MAX_CACHE_LEVEL (cache_is_armv7() ? 7 : 1) + +#define CTR_CTYPE_SHIFT 24 +#define CTR_CTYPE_MASK (1 << CTR_CTYPE_SHIFT) + +struct ctr_info { + unsigned int cpuid_part; + unsigned int ctr; +}; + +/* + * Cache Type Register + * +---------------------------------+ + * | 31 29 | 28 25 |24| 23 12 | 11 0 | + * +---------------------------------+ + * | 0 0 0 | Ctype | S| Dsize | Isize| + * +---------------------------------+ + * The table below encodes only Dsize and Isize + */ +static struct ctr_info cache_ctr_list[] = { + {0x4400a100, 0x0016A16A }, /* SA-110: 32kB D$, 32kB I$ */ + {0x4400a110, 0x0012A16A }, /* SA-1100: 16kB D$, 32kB I$ */ + {0x6900b110, 0x0012A16A }, /* SA-1110: 16kB D$, 32kB I$ */ +}; + +/* + * List of CPUs reported as ARMv7 but don't implement CLIDR, + * CSSELR and CCSIDR. Cache information is still available from CTR + */ +static int armv6_ext_cpuid_part[] = { + 0x4100b020, /* ARM11MP */ + 0x4100b760, /* ARM1176 */ +}; + +static bool armv6_extended(void) +{ + int i, cpuid_part = read_cpuid_part(); + + for (i = 0; i < ARRAY_SIZE(armv6_ext_cpuid_part); i++) + if (armv6_ext_cpuid_part[i] == cpuid_part) + return true; + return false; +} + +static int get_unimplemented_ctr(unsigned int *ctr) +{ + int i, cpuid_part = read_cpuid_part(); + + for (i = 0; i < ARRAY_SIZE(cache_ctr_list); i++) + if (cache_ctr_list[i].cpuid_part == cpuid_part) { + *ctr = cache_ctr_list[i].ctr; + return 0; + } + return -ENOENT; +} + +static unsigned int get_ctr(void) +{ + unsigned int ctr; + + if (get_unimplemented_ctr(&ctr)) + ctr = read_cpuid_cachetype(); + return ctr; +} + +static enum cache_type __get_cache_type(int level) +{ + if (level > MAX_CACHE_LEVEL) + return CACHE_TYPE_NOCACHE; + return get_ctr() & CTR_CTYPE_MASK ? + CACHE_TYPE_SEPARATE : CACHE_TYPE_UNIFIED; +} + +/* + * +---------------------------------+ + * | 9 8 7 6 | 5 4 3 | 2 | 1 0 | + * +---------------------------------+ + * | size | assoc | m | len | + * +---------------------------------+ + * linelen = 1 << (len + 3) + * multiplier = 2 + m + * nsets = 1 << (size + 6 - assoc - len) + * associativity = multiplier << (assoc - 1) + * cache_size = multiplier << (size + 8) + */ +#define CTR_LINESIZE_MASK 0x3 +#define CTR_MULTIPLIER_SHIFT 2 +#define CTR_MULTIPLIER_MASK 0x1 +#define CTR_ASSOCIAT_SHIFT 3 +#define CTR_ASSOCIAT_MASK 0x7 +#define CTR_SIZE_SHIFT 6 +#define CTR_SIZE_MASK 0xF +#define CTR_DCACHE_SHIFT 12 + +static void __ci_leaf_init(enum cache_type type, struct cacheinfo *this_leaf) +{ + unsigned int size, multiplier, assoc, len, tmp = get_ctr(); + + if (type == CACHE_TYPE_DATA) + tmp >>= CTR_DCACHE_SHIFT; + + len = tmp & CTR_LINESIZE_MASK; + size = (tmp >> CTR_SIZE_SHIFT) & CTR_SIZE_MASK; + assoc = (tmp >> CTR_ASSOCIAT_SHIFT) & CTR_ASSOCIAT_MASK; + multiplier = ((tmp >> CTR_MULTIPLIER_SHIFT) & CTR_MULTIPLIER_MASK) + 2; + + this_leaf->type = type; + this_leaf->coherency_line_size = 1 << (len + 3); + this_leaf->number_of_sets = 1 << (size + 6 - assoc - len); + this_leaf->ways_of_associativity = multiplier << (assoc - 1); + this_leaf->size = multiplier << (size + 8); +} + +/* Ctypen, bits[3(n - 1) + 2 : 3(n - 1)], for n = 1 to 7 */ +#define CLIDR_CTYPE_SHIFT(level) (3 * (level - 1)) +#define CLIDR_CTYPE_MASK(level) (7 << CLIDR_CTYPE_SHIFT(level)) +#define CLIDR_CTYPE(clidr, level) \ + (((clidr) & CLIDR_CTYPE_MASK(level)) >> CLIDR_CTYPE_SHIFT(level)) + +static inline enum cache_type __armv7_get_cache_type(int level) +{ + unsigned int clidr; + + if (level > MAX_CACHE_LEVEL) + return CACHE_TYPE_NOCACHE; + asm volatile ("mrc p15, 1, %0, c0, c0, 1" : "=r" (clidr)); + return CLIDR_CTYPE(clidr, level); +} + +/* + * NumSets, bits[27:13] - (Number of sets in cache) - 1 + * Associativity, bits[12:3] - (Associativity of cache) - 1 + * LineSize, bits[2:0] - (Log2(Number of words in cache line)) - 2 + */ +#define CCSIDR_WRITE_THROUGH BIT(31) +#define CCSIDR_WRITE_BACK BIT(30) +#define CCSIDR_READ_ALLOCATE BIT(29) +#define CCSIDR_WRITE_ALLOCATE BIT(28) +#define CCSIDR_LINESIZE_MASK 0x7 +#define CCSIDR_LINESIZE(x) ((x) & CCSIDR_LINESIZE_MASK) +#define CCSIDR_ASSOCIATIVITY_SHIFT 3 +#define CCSIDR_ASSOCIATIVITY_MASK 0x3ff +#define CCSIDR_ASSOCIATIVITY(x) \ + (((x) >> CCSIDR_ASSOCIATIVITY_SHIFT) & CCSIDR_ASSOCIATIVITY_MASK) +#define CCSIDR_NUMSETS_SHIFT 13 +#define CCSIDR_NUMSETS_MASK 0x7fff +#define CCSIDR_NUMSETS(x) \ + (((x) >> CCSIDR_NUMSETS_SHIFT) & CCSIDR_NUMSETS_MASK) + +#define CACHE_LINESIZE(x) (16 << CCSIDR_LINESIZE(x)) +#define CACHE_NUMSETS(x) (CCSIDR_NUMSETS(x) + 1) +#define CACHE_ASSOCIATIVITY(x) (CCSIDR_ASSOCIATIVITY(x) + 1) + +/* + * Cache Size Selection Register(CSSELR) selects which Cache Size ID + * Register(CCSIDR) is accessible by specifying the required cache + * level and the cache type. We need to ensure that no one else changes + * CSSELR by calling this in non-preemtible context + */ +static u32 __attribute_const__ cache_get_ccsidr(u32 csselr) +{ + u32 ccsidr; + + /* Put value into CSSELR */ + asm volatile ("mcr p15, 2, %0, c0, c0, 0" : : "r" (csselr)); + isb(); + /* Read result out of CCSIDR */ + asm volatile ("mrc p15, 1, %0, c0, c0, 0" : "=r" (ccsidr)); + + return ccsidr; +} + +static void __armv7_ci_leaf_init(enum cache_type type, + struct cacheinfo *this_leaf) +{ + bool is_icache = type & CACHE_TYPE_INST; + u32 tmp = cache_get_ccsidr((this_leaf->level - 1) << 1 | is_icache); + + this_leaf->type = type; + this_leaf->coherency_line_size = CACHE_LINESIZE(tmp); + this_leaf->number_of_sets = CACHE_NUMSETS(tmp); + this_leaf->ways_of_associativity = CACHE_ASSOCIATIVITY(tmp); + this_leaf->size = this_leaf->number_of_sets * + this_leaf->coherency_line_size * this_leaf->ways_of_associativity; + this_leaf->attributes = + ((tmp & CCSIDR_WRITE_THROUGH) ? CACHE_WRITE_THROUGH : 0) | + ((tmp & CCSIDR_WRITE_BACK) ? CACHE_WRITE_BACK : 0) | + ((tmp & CCSIDR_READ_ALLOCATE) ? CACHE_READ_ALLOCATE : 0) | + ((tmp & CCSIDR_WRITE_ALLOCATE) ? CACHE_WRITE_ALLOCATE : 0); +} + +static inline enum cache_type get_cache_type(int level) +{ + if (cache_is_armv7()) + return __armv7_get_cache_type(level); + return __get_cache_type(level); +} + +static void ci_leaf_init(struct cacheinfo *this_leaf, + enum cache_type type, unsigned int level) +{ + this_leaf->level = level; + if (cache_is_armv7()) + __armv7_ci_leaf_init(type, this_leaf); + else + __ci_leaf_init(type, this_leaf); +} + +static int __init_cache_level(unsigned int cpu) +{ + unsigned int ctype, level, leaves; + struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu); + + for (level = 1, leaves = 0; level <= MAX_CACHE_LEVEL; level++) { + ctype = get_cache_type(level); + if (ctype == CACHE_TYPE_NOCACHE) { + level--; + break; + } + /* Separate instruction and data caches */ + leaves += (ctype == CACHE_TYPE_SEPARATE) ? 2 : 1; + } + + this_cpu_ci->num_levels = level; + this_cpu_ci->num_leaves = leaves; + + return 0; +} + +static int __populate_cache_leaves(unsigned int cpu) +{ + unsigned int level, idx; + enum cache_type type; + struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu); + struct cacheinfo *this_leaf = this_cpu_ci->info_list; + + for (idx = 0, level = 1; level <= this_cpu_ci->num_levels && + idx < this_cpu_ci->num_leaves; idx++, level++) { + type = get_cache_type(level); + if (type == CACHE_TYPE_SEPARATE) { + ci_leaf_init(this_leaf++, CACHE_TYPE_DATA, level); + ci_leaf_init(this_leaf++, CACHE_TYPE_INST, level); + } else { + ci_leaf_init(this_leaf++, type, level); + } + } + return 0; +} + +DEFINE_SMP_CALL_CACHE_FUNCTION(init_cache_level) +DEFINE_SMP_CALL_CACHE_FUNCTION(populate_cache_leaves) diff --git a/arch/arm/mm/Kconfig b/arch/arm/mm/Kconfig index ae69809a9e47..9cfbf2fa8bc4 100644 --- a/arch/arm/mm/Kconfig +++ b/arch/arm/mm/Kconfig @@ -494,30 +494,42 @@ config CPU_PABRT_V7 # The cache model config CPU_CACHE_V4 bool + select CPU_HAS_CACHE config CPU_CACHE_V4WT bool + select CPU_HAS_CACHE config CPU_CACHE_V4WB bool + select CPU_HAS_CACHE config CPU_CACHE_V6 bool + select CPU_HAS_CACHE config CPU_CACHE_V7 bool + select CPU_HAS_CACHE config CPU_CACHE_NOP bool + select CPU_HAS_CACHE config CPU_CACHE_VIVT bool + select CPU_HAS_CACHE config CPU_CACHE_VIPT bool + select CPU_HAS_CACHE config CPU_CACHE_FA bool + select CPU_HAS_CACHE + +config CPU_HAS_CACHE + bool if MMU # The copy-page model @@ -845,6 +857,7 @@ config DMA_CACHE_RWFO config OUTER_CACHE bool + select CPU_HAS_CACHE config OUTER_CACHE_SYNC bool