From patchwork Wed Sep 24 17:17:31 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Will Deacon X-Patchwork-Id: 37861 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-we0-f200.google.com (mail-we0-f200.google.com [74.125.82.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id D7208202FD for ; Wed, 24 Sep 2014 17:24:56 +0000 (UTC) Received: by mail-we0-f200.google.com with SMTP id w62sf3081679wes.3 for ; Wed, 24 Sep 2014 10:24:56 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=2mPx35F1qE5tDOsTs+0D5pIrq8Mxc90/0o9paMmkABY=; b=YoDExJttwNdfhZepO/f7Y5qu78IsVcVnq4uknMSGraUbPRgyZnBZCa/nF1C1MmUO/E tvUll/8lgpG+x/RKjSGmECXCf/O/iSD85/FE55HbV+sZTMZH+BhsKrtZcx+Iqf9rE3YV Y4N4+NUrWohpFD0SOtBp24NEK4RbPdpiwzAvzft1TUGojW08uEV0ssU9eSB2WhOpSSkd TdMavoLWKWJjn31tA5b30WR8e4Fp744HeMBGhYqoUviCWwSoPUEkUfmdozwENyKYJjE7 po5FWQvJZc1SWsitIOyqcN31b1vHUWDgO55r/FyGvigWGqlyJiSFGpDFAcgfj1R/edWc aCew== X-Gm-Message-State: ALoCoQlSs4Hw4xa8m52UX9/pAtt2us6GhqCzu0mWnW8Jkb83fyuU7AcAFw5gmix2/9UtA0Wg3Ib9 X-Received: by 10.152.26.225 with SMTP id o1mr1246030lag.4.1411579496017; Wed, 24 Sep 2014 10:24:56 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.5.169 with SMTP id t9ls188168lat.74.gmail; Wed, 24 Sep 2014 10:24:55 -0700 (PDT) X-Received: by 10.152.234.76 with SMTP id uc12mr8040276lac.50.1411579495669; Wed, 24 Sep 2014 10:24:55 -0700 (PDT) Received: from mail-la0-f45.google.com (mail-la0-f45.google.com [209.85.215.45]) by mx.google.com with ESMTPS id ug4si23745503lbc.5.2014.09.24.10.24.55 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 24 Sep 2014 10:24:55 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.45 as permitted sender) client-ip=209.85.215.45; Received: by mail-la0-f45.google.com with SMTP id el20so4636740lab.4 for ; Wed, 24 Sep 2014 10:24:55 -0700 (PDT) X-Received: by 10.112.4.33 with SMTP id h1mr7208962lbh.67.1411579495555; Wed, 24 Sep 2014 10:24:55 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.130.169 with SMTP id of9csp621800lbb; Wed, 24 Sep 2014 10:24:54 -0700 (PDT) X-Received: by 10.68.68.166 with SMTP id x6mr10944530pbt.90.1411579493958; Wed, 24 Sep 2014 10:24:53 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ni12si19850163pdb.170.2014.09.24.10.24.53 for ; Wed, 24 Sep 2014 10:24:53 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754825AbaIXRYv (ORCPT + 27 others); Wed, 24 Sep 2014 13:24:51 -0400 Received: from cam-admin0.cambridge.arm.com ([217.140.96.50]:41636 "EHLO cam-admin0.cambridge.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753465AbaIXRU3 (ORCPT ); Wed, 24 Sep 2014 13:20:29 -0400 Received: from edgewater-inn.cambridge.arm.com (edgewater-inn.cambridge.arm.com [10.1.203.204]) by cam-admin0.cambridge.arm.com (8.12.6/8.12.6) with ESMTP id s8OHItwo025709; Wed, 24 Sep 2014 18:18:55 +0100 (BST) Received: by edgewater-inn.cambridge.arm.com (Postfix, from userid 1000) id 96DE61AE1200; Wed, 24 Sep 2014 18:18:57 +0100 (BST) From: Will Deacon To: linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org Cc: arnd@arndb.de, benh@kernel.crashing.org, chris@zankel.net, cmetcalf@tilera.com, davem@davemloft.net, deller@gmx.de, dhowells@redhat.com, geert@linux-m68k.org, heiko.carstens@de.ibm.com, hpa@zytor.com, jcmvbkbc@gmail.com, jesper.nilsson@axis.com, mingo@redhat.com, monstr@monstr.eu, paulmck@linux.vnet.ibm.com, rdunlap@infradead.org, sam@ravnborg.org, schwidefsky@de.ibm.com, starvik@axis.com, takata@linux-m32r.org, tglx@linutronix.de, tony.luck@intel.com, daniel.thompson@linaro.org, broonie@linaro.org, linux@arm.linux.org.uk, Will Deacon Subject: [PATCH v3 12/17] powerpc: io: implement dummy relaxed accessor macros for writes Date: Wed, 24 Sep 2014 18:17:31 +0100 Message-Id: <1411579056-16966-13-git-send-email-will.deacon@arm.com> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1411579056-16966-1-git-send-email-will.deacon@arm.com> References: <1411579056-16966-1-git-send-email-will.deacon@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: will.deacon@arm.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.45 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , write{b,w,l,q}_relaxed are implemented by some architectures in order to permit memory-mapped I/O accesses with weaker barrier semantics than the non-relaxed variants. This patch adds dummy macros for the write accessors to powerpc, in the same vein as the dummy definitions for the relaxed read accessors. Cc: Benjamin Herrenschmidt Signed-off-by: Will Deacon --- arch/powerpc/include/asm/io.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/arch/powerpc/include/asm/io.h b/arch/powerpc/include/asm/io.h index 97d3869991ca..9eaf301ac952 100644 --- a/arch/powerpc/include/asm/io.h +++ b/arch/powerpc/include/asm/io.h @@ -617,10 +617,14 @@ static inline void name at \ /* * We don't do relaxed operations yet, at least not with this semantic */ -#define readb_relaxed(addr) readb(addr) -#define readw_relaxed(addr) readw(addr) -#define readl_relaxed(addr) readl(addr) -#define readq_relaxed(addr) readq(addr) +#define readb_relaxed(addr) readb(addr) +#define readw_relaxed(addr) readw(addr) +#define readl_relaxed(addr) readl(addr) +#define readq_relaxed(addr) readq(addr) +#define writeb_relaxed(v, addr) writeb(v, addr) +#define writew_relaxed(v, addr) writew(v, addr) +#define writel_relaxed(v, addr) writel(v, addr) +#define writeq_relaxed(v, addr) writeq(v, addr) #ifdef CONFIG_PPC32 #define mmiowb()