From patchwork Wed Sep 24 17:17:30 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Will Deacon X-Patchwork-Id: 37853 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ee0-f71.google.com (mail-ee0-f71.google.com [74.125.83.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id E0477204FF for ; Wed, 24 Sep 2014 17:21:52 +0000 (UTC) Received: by mail-ee0-f71.google.com with SMTP id b57sf4182698eek.6 for ; Wed, 24 Sep 2014 10:21:52 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=c+fty0FgtG2YSFk1FxBndLoqxb0E7NtRgjPo1qOhF+w=; b=cKeDnayJIcoOFAUWZVrhpZ7AzKbCeRAjUV9yqkAWasOZZeHIfZYLkNGlW0g51xrMkc A29b4lwJCWXIV5IyGMiKzjWqcnoiNMQfrndH26wOe9jgCLu7+lIynZb0CUUqzNv3GClQ BAm0zeatImu6pVtuQcwZbVyLlMjHTGa1VFkzslkCp+HYLKb6JEJCCQ0GW8EZytvJWk7K k6eCPVNgD+ON6567id49XbLJ3CG8JNRq962jUhqCimfG3p37nctYpIfw94HB9kxRZl4t x8PPHj52NrmdnfGfGqr+ropyTCwjDFyb11UcwYmBAzoKprHRv7hEMt1fR6digyxon+/f bGAg== X-Gm-Message-State: ALoCoQnDguSo66NgfcEJ8m3ziEbArHD+rScREfeZcKR4+TJ1J77ra9Ws7gRj60Gpp1tEQKyJJqJv X-Received: by 10.112.76.229 with SMTP id n5mr1246828lbw.8.1411579312058; Wed, 24 Sep 2014 10:21:52 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.5.73 with SMTP id q9ls162665laq.27.gmail; Wed, 24 Sep 2014 10:21:51 -0700 (PDT) X-Received: by 10.112.147.74 with SMTP id ti10mr7417464lbb.29.1411579311857; Wed, 24 Sep 2014 10:21:51 -0700 (PDT) Received: from mail-lb0-f178.google.com (mail-lb0-f178.google.com [209.85.217.178]) by mx.google.com with ESMTPS id wo3si23671595lbb.66.2014.09.24.10.21.51 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 24 Sep 2014 10:21:51 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) client-ip=209.85.217.178; Received: by mail-lb0-f178.google.com with SMTP id z12so8405317lbi.23 for ; Wed, 24 Sep 2014 10:21:51 -0700 (PDT) X-Received: by 10.152.5.168 with SMTP id t8mr7624981lat.67.1411579311793; Wed, 24 Sep 2014 10:21:51 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.130.169 with SMTP id of9csp621217lbb; Wed, 24 Sep 2014 10:21:51 -0700 (PDT) X-Received: by 10.67.29.227 with SMTP id jz3mr10975214pad.62.1411579310283; Wed, 24 Sep 2014 10:21:50 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x6si27217873pdp.167.2014.09.24.10.21.47 for ; Wed, 24 Sep 2014 10:21:50 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754548AbaIXRVl (ORCPT + 27 others); Wed, 24 Sep 2014 13:21:41 -0400 Received: from cam-admin0.cambridge.arm.com ([217.140.96.50]:41747 "EHLO cam-admin0.cambridge.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753872AbaIXRUr (ORCPT ); Wed, 24 Sep 2014 13:20:47 -0400 Received: from edgewater-inn.cambridge.arm.com (edgewater-inn.cambridge.arm.com [10.1.203.204]) by cam-admin0.cambridge.arm.com (8.12.6/8.12.6) with ESMTP id s8OHIswo025704; Wed, 24 Sep 2014 18:18:54 +0100 (BST) Received: by edgewater-inn.cambridge.arm.com (Postfix, from userid 1000) id 8872E1AE11EA; Wed, 24 Sep 2014 18:18:57 +0100 (BST) From: Will Deacon To: linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org Cc: arnd@arndb.de, benh@kernel.crashing.org, chris@zankel.net, cmetcalf@tilera.com, davem@davemloft.net, deller@gmx.de, dhowells@redhat.com, geert@linux-m68k.org, heiko.carstens@de.ibm.com, hpa@zytor.com, jcmvbkbc@gmail.com, jesper.nilsson@axis.com, mingo@redhat.com, monstr@monstr.eu, paulmck@linux.vnet.ibm.com, rdunlap@infradead.org, sam@ravnborg.org, schwidefsky@de.ibm.com, starvik@axis.com, takata@linux-m32r.org, tglx@linutronix.de, tony.luck@intel.com, daniel.thompson@linaro.org, broonie@linaro.org, linux@arm.linux.org.uk, Will Deacon Subject: [PATCH v3 11/17] parisc: io: implement dummy relaxed accessor macros for writes Date: Wed, 24 Sep 2014 18:17:30 +0100 Message-Id: <1411579056-16966-12-git-send-email-will.deacon@arm.com> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1411579056-16966-1-git-send-email-will.deacon@arm.com> References: <1411579056-16966-1-git-send-email-will.deacon@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: will.deacon@arm.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , write{b,w,l,q}_relaxed are implemented by some architectures in order to permit memory-mapped I/O accesses with weaker barrier semantics than the non-relaxed variants. This patch adds dummy macros for the write accessors to parisc, in the same vein as the dummy definitions for the relaxed read accessors. Cc: Helge Deller Signed-off-by: Will Deacon Acked-by: Helge Deller --- arch/parisc/include/asm/io.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/arch/parisc/include/asm/io.h b/arch/parisc/include/asm/io.h index 1f6d2ae7aba5..8cd0abf28ffb 100644 --- a/arch/parisc/include/asm/io.h +++ b/arch/parisc/include/asm/io.h @@ -217,10 +217,14 @@ static inline void writeq(unsigned long long q, volatile void __iomem *addr) #define writel writel #define writeq writeq -#define readb_relaxed(addr) readb(addr) -#define readw_relaxed(addr) readw(addr) -#define readl_relaxed(addr) readl(addr) -#define readq_relaxed(addr) readq(addr) +#define readb_relaxed(addr) readb(addr) +#define readw_relaxed(addr) readw(addr) +#define readl_relaxed(addr) readl(addr) +#define readq_relaxed(addr) readq(addr) +#define writeb_relaxed(b, addr) writeb(b, addr) +#define writew_relaxed(w, addr) writew(w, addr) +#define writel_relaxed(l, addr) writel(l, addr) +#define writeq_relaxed(q, addr) writeq(q, addr) #define mmiowb() do { } while (0)