From patchwork Mon Jul 14 11:18:08 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 33575 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ob0-f199.google.com (mail-ob0-f199.google.com [209.85.214.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id E876D2061E for ; Mon, 14 Jul 2014 11:18:19 +0000 (UTC) Received: by mail-ob0-f199.google.com with SMTP id wn1sf21961074obc.10 for ; Mon, 14 Jul 2014 04:18:19 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=55Gd0NOJQGVDJmd88eG/QVkAQQG4D4ezDY+yXlyS0RE=; b=iMrqcLcgGX+gZoJPSqsW7FVdU08TlHLEd4UBQ9A9U2uCyBMfHx4JMBWBvYeF1Yo6Gy uqo8Fm/s2uzQ0ptb5ehaXKGaFrhLNiajdb8uO/ipgQ88CAc6QEtAf4d+ipfuEfrN6b9W zQRO3H3OaPUb7LMiBTm9LlO3Nlhq9PkY0IRNSk4p3NjfT7e1M7eS/+gQW93K4emXPkKF khXmwiw0Ratoms2qKqhvD86eRQmpjINZUIlGJ6XDM+AZNpXQ5Yo9ffBVOJsOtCeaSFer Wi81AdEGJOu/zoOAPAayiVOBFqThmDJl/9sTlNUZW/DfzMAYP09H7GqKMBWDJ6a9CiDq Fqhw== X-Gm-Message-State: ALoCoQk8/tK2DTHP14HD5M7XNI3H4oHCCULxLu0RJOcs7ZNbJYFm3R8cWtMYIeUM9XlDiOduMmLm X-Received: by 10.42.15.197 with SMTP id m5mr9050191ica.31.1405336699533; Mon, 14 Jul 2014 04:18:19 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.23.210 with SMTP id 76ls1015434qgp.33.gmail; Mon, 14 Jul 2014 04:18:19 -0700 (PDT) X-Received: by 10.58.39.137 with SMTP id p9mr2740294vek.24.1405336699444; Mon, 14 Jul 2014 04:18:19 -0700 (PDT) Received: from mail-vc0-f177.google.com (mail-vc0-f177.google.com [209.85.220.177]) by mx.google.com with ESMTPS id mg6si5237493vec.35.2014.07.14.04.18.19 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 14 Jul 2014 04:18:19 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.177 as permitted sender) client-ip=209.85.220.177; Received: by mail-vc0-f177.google.com with SMTP id hy4so164336vcb.36 for ; Mon, 14 Jul 2014 04:18:19 -0700 (PDT) X-Received: by 10.220.250.203 with SMTP id mp11mr15732169vcb.2.1405336699321; Mon, 14 Jul 2014 04:18:19 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp126816vcb; Mon, 14 Jul 2014 04:18:18 -0700 (PDT) X-Received: by 10.68.69.46 with SMTP id b14mr16031153pbu.70.1405336698509; Mon, 14 Jul 2014 04:18:18 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i4si4470216pdi.312.2014.07.14.04.18.17; Mon, 14 Jul 2014 04:18:17 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754612AbaGNLSQ (ORCPT + 3 others); Mon, 14 Jul 2014 07:18:16 -0400 Received: from mail-wi0-f179.google.com ([209.85.212.179]:56236 "EHLO mail-wi0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754596AbaGNLSM (ORCPT ); Mon, 14 Jul 2014 07:18:12 -0400 Received: by mail-wi0-f179.google.com with SMTP id f8so1418696wiw.12 for ; Mon, 14 Jul 2014 04:18:11 -0700 (PDT) X-Received: by 10.180.90.233 with SMTP id bz9mr23411551wib.42.1405336691243; Mon, 14 Jul 2014 04:18:11 -0700 (PDT) Received: from srini-ThinkPad-X1-Carbon-2nd.dlink.com (host-2-99-228-46.as13285.net. [2.99.228.46]) by mx.google.com with ESMTPSA id v14sm24830542wjw.38.2014.07.14.04.18.10 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 14 Jul 2014 04:18:10 -0700 (PDT) From: Srinivas Kandagatla To: Kishon Vijay Abraham I Cc: Grant Likely , Rob Herring , linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-ide@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v4 2/2] phy: qcom: Add APQ8064 SATA PHY device tree bindings Date: Mon, 14 Jul 2014 12:18:08 +0100 Message-Id: <1405336688-32221-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1405336651-32135-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1405336651-32135-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: srinivas.kandagatla@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.177 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds binding spec for Qualcomm AP8064 SATA PHY. Signed-off-by: Srinivas Kandagatla --- .../bindings/phy/qcom-apq8064-sata-phy.txt | 24 ++++++++++++++++++++++ 1 file changed, 24 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/qcom-apq8064-sata-phy.txt diff --git a/Documentation/devicetree/bindings/phy/qcom-apq8064-sata-phy.txt b/Documentation/devicetree/bindings/phy/qcom-apq8064-sata-phy.txt new file mode 100644 index 0000000..952f6c9 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom-apq8064-sata-phy.txt @@ -0,0 +1,24 @@ +Qualcomm APQ8064 SATA PHY Controller +------------------------------------ + +SATA PHY nodes are defined to describe on-chip SATA Physical layer controllers. +Each SATA PHY controller should have its own node. + +Required properties: +- compatible: compatible list, contains "qcom,apq8064-sata-phy". +- reg: offset and length of the SATA PHY register set; +- #phy-cells: must be zero +- clocks: a list of phandles and clock-specifier pairs, one for each entry in + clock-names. +- clock-names: must be "cfg" for phy config clock. + +Example: + sata_phy: sata-phy@1b400000 { + compatible = "qcom,apq8064-sata-phy"; + reg = <0x1b400000 0x200>; + + clocks = <&gcc SATA_PHY_CFG_CLK>; + clock-names = "cfg"; + + #phy-cells = <0>; + };