From patchwork Mon Jul 14 10:42:20 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 33568 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ie0-f200.google.com (mail-ie0-f200.google.com [209.85.223.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 9ECE82061E for ; Mon, 14 Jul 2014 10:43:41 +0000 (UTC) Received: by mail-ie0-f200.google.com with SMTP id at20sf23848361iec.3 for ; Mon, 14 Jul 2014 03:43:41 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=BwmD8DiVdbjvI+r7eb8hJVT5sJ5+dsTNvT99KueBlKw=; b=F6GvOYwuN8Kh6/Dch4aAM9E4luFVKP52Xuh3pJpqepxiRGXdx5XWqq7k6r8naacuvM rtddJjCngPDev355xXU0nL71gLP9XKPgV4BphewFKOFKFh2CaYt7BuGrQabDMNgslmcI ltu0EhlcdKMdeLBQg17SFeefGnKEB+ukH6IECVbNpvyP11nOaa+gDwsTTffGuD33l/zD NIb0qHfmPMFCa42/tO5LF21Inm8TqSuAaFpjNPnkxZavMg+TPN8yYOBWXyda3nLl45b6 Ol95C0EQlP4nDQQAfpvHKUC/CFzRIXt231yaAf0wLVT6FnS3rxjwHlSydJpeSaGxzePU VvuQ== X-Gm-Message-State: ALoCoQml3BIv9Lmkw0frrl5G4TfJaG96DJJvIXdqOApvlMbm2ge5a00chWwmoB5Du1T788TY3UPs X-Received: by 10.50.171.134 with SMTP id au6mr9931778igc.7.1405334620965; Mon, 14 Jul 2014 03:43:40 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.25.144 with SMTP id 16ls926695qgt.45.gmail; Mon, 14 Jul 2014 03:43:40 -0700 (PDT) X-Received: by 10.58.212.66 with SMTP id ni2mr15576262vec.12.1405334620875; Mon, 14 Jul 2014 03:43:40 -0700 (PDT) Received: from mail-vc0-f173.google.com (mail-vc0-f173.google.com [209.85.220.173]) by mx.google.com with ESMTPS id fc5si4424213vec.99.2014.07.14.03.43.40 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 14 Jul 2014 03:43:40 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.173 as permitted sender) client-ip=209.85.220.173; Received: by mail-vc0-f173.google.com with SMTP id hy10so3060689vcb.32 for ; Mon, 14 Jul 2014 03:43:40 -0700 (PDT) X-Received: by 10.52.157.41 with SMTP id wj9mr12805765vdb.1.1405334620775; Mon, 14 Jul 2014 03:43:40 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp124857vcb; Mon, 14 Jul 2014 03:43:40 -0700 (PDT) X-Received: by 10.66.173.144 with SMTP id bk16mr15630386pac.25.1405334619495; Mon, 14 Jul 2014 03:43:39 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rl10si8853064pbc.161.2014.07.14.03.43.38; Mon, 14 Jul 2014 03:43:38 -0700 (PDT) Received-SPF: none (google.com: linux-omap-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754322AbaGNKnh (ORCPT + 6 others); Mon, 14 Jul 2014 06:43:37 -0400 Received: from comal.ext.ti.com ([198.47.26.152]:60781 "EHLO comal.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754494AbaGNKnd (ORCPT ); Mon, 14 Jul 2014 06:43:33 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by comal.ext.ti.com (8.13.7/8.13.7) with ESMTP id s6EAh1et022805; Mon, 14 Jul 2014 05:43:01 -0500 Received: from DLEE70.ent.ti.com (dlee70.ent.ti.com [157.170.170.113]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6EAh1O0012669; Mon, 14 Jul 2014 05:43:01 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DLEE70.ent.ti.com (157.170.170.113) with Microsoft SMTP Server id 14.3.174.1; Mon, 14 Jul 2014 05:43:01 -0500 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6EAgdF0003492; Mon, 14 Jul 2014 05:42:57 -0500 From: Kishon Vijay Abraham I To: , , , , CC: , Rajendra Nayak , Tero Kristo , Paul Walmsley , Rob Herring , Pawel Moll , Mark Rutland , Kumar Gala Subject: [RESEND PATCH 5/8] ARM: dts: dra7xx-clocks: Add missing clocks for second PCIe PHY instance Date: Mon, 14 Jul 2014 16:12:20 +0530 Message-ID: <1405334543-25509-6-git-send-email-kishon@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1405334543-25509-1-git-send-email-kishon@ti.com> References: <1405334543-25509-1-git-send-email-kishon@ti.com> MIME-Version: 1.0 Sender: linux-omap-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-omap@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: kishon@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.173 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Added missing clocks used by second instance of PCIe PHY. The documention for this nodes can be found @ ../bindings/clock/ti/gate.txt. Cc: Rajendra Nayak Cc: Tero Kristo Cc: Paul Walmsley Cc: Tony Lindgren Cc: Rob Herring Cc: Pawel Moll Cc: Mark Rutland Cc: Kumar Gala Signed-off-by: Kishon Vijay Abraham I --- arch/arm/boot/dts/dra7xx-clocks.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi index fe5db55..b48f18b 100644 --- a/arch/arm/boot/dts/dra7xx-clocks.dtsi +++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi @@ -1173,6 +1173,14 @@ ti,bit-shift = <8>; }; + optfclk_pciephy2_32khz: optfclk_pciephy2_32khz@4a0093b8 { + compatible = "ti,gate-clock"; + clocks = <&sys_32k_ck>; + #clock-cells = <0>; + reg = <0x13b8>; + ti,bit-shift = <8>; + }; + optfclk_pciephy_div: optfclk_pciephy_div@4a00821c { compatible = "ti,divider-clock"; clocks = <&apll_pcie_ck>; @@ -1191,6 +1199,14 @@ ti,bit-shift = <9>; }; + optfclk_pciephy2_clk: optfclk_pciephy2_clk@4a0093b8 { + compatible = "ti,gate-clock"; + clocks = <&apll_pcie_ck>; + #clock-cells = <0>; + reg = <0x13b8>; + ti,bit-shift = <9>; + }; + optfclk_pciephy1_div_clk: optfclk_pciephy1_div_clk@4a0093b0 { compatible = "ti,gate-clock"; clocks = <&optfclk_pciephy_div>; @@ -1199,6 +1215,14 @@ ti,bit-shift = <10>; }; + optfclk_pciephy2_div_clk: optfclk_pciephy2_div_clk@4a0093b8 { + compatible = "ti,gate-clock"; + clocks = <&optfclk_pciephy_div>; + #clock-cells = <0>; + reg = <0x13b8>; + ti,bit-shift = <10>; + }; + apll_pcie_clkvcoldo: apll_pcie_clkvcoldo { #clock-cells = <0>; compatible = "fixed-factor-clock";