From patchwork Mon Jul 14 10:42:17 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 33566 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-vc0-f198.google.com (mail-vc0-f198.google.com [209.85.220.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 30AF42061E for ; Mon, 14 Jul 2014 10:43:19 +0000 (UTC) Received: by mail-vc0-f198.google.com with SMTP id hu12sf4596117vcb.5 for ; Mon, 14 Jul 2014 03:43:19 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=qzG0Mk3xJeF36p6n+YlRrqIFUAzsOQZt6uh4J1Pb7HU=; b=dWvXttheKZvZ5Yt3pPgTPE3i/N5HzVFpc229iBiAjHjagM8GZT8GOZpUyD61OFa/9s YhgJW2THnew6sPx6nQ6cOsJQf2O/hqY4TLWfQNsP1ia/C3F5Ab/9pwSA0tMs8GLcqmIK 6peabXkr1EwTfZe/lUaQQXMeJMUcL5FoumQvSaSHOqiVrdkDLs/zX099bJTImGIgnX+s qczcIHBVRSWSPYPdZndFN/fM+j0+3mRm5q6CCwSVHasRICARpgNgWKLuOH4oQU10d+mD AEP6jYArmng9psBg3si3JSzRqhZ+YT2UAnu1Oi34eQzZzkxySqFJTF+XLXudQk2r+DGl VhpA== X-Gm-Message-State: ALoCoQk77Ow0yHX6D3vjBCkhuMwV2tiZCEE8Ll+PO52mvAALkhEx8dd6mY/J/rigum9Zvi0h2FmA X-Received: by 10.236.171.234 with SMTP id r70mr6466326yhl.45.1405334599679; Mon, 14 Jul 2014 03:43:19 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.21.35 with SMTP id 32ls819167qgk.13.gmail; Mon, 14 Jul 2014 03:43:19 -0700 (PDT) X-Received: by 10.52.232.200 with SMTP id tq8mr1916773vdc.32.1405334599595; Mon, 14 Jul 2014 03:43:19 -0700 (PDT) Received: from mail-vc0-f172.google.com (mail-vc0-f172.google.com [209.85.220.172]) by mx.google.com with ESMTPS id h16si5203810vcu.61.2014.07.14.03.43.19 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 14 Jul 2014 03:43:19 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.172 as permitted sender) client-ip=209.85.220.172; Received: by mail-vc0-f172.google.com with SMTP id hq11so5774157vcb.31 for ; Mon, 14 Jul 2014 03:43:19 -0700 (PDT) X-Received: by 10.220.174.137 with SMTP id t9mr15890416vcz.12.1405334599405; Mon, 14 Jul 2014 03:43:19 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp124838vcb; Mon, 14 Jul 2014 03:43:18 -0700 (PDT) X-Received: by 10.67.16.67 with SMTP id fu3mr15995287pad.38.1405334598575; Mon, 14 Jul 2014 03:43:18 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id km8si1909315pbc.28.2014.07.14.03.43.17; Mon, 14 Jul 2014 03:43:17 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754211AbaGNKnL (ORCPT + 8 others); Mon, 14 Jul 2014 06:43:11 -0400 Received: from devils.ext.ti.com ([198.47.26.153]:39052 "EHLO devils.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754177AbaGNKnI (ORCPT ); Mon, 14 Jul 2014 06:43:08 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by devils.ext.ti.com (8.13.7/8.13.7) with ESMTP id s6EAgnOD012669; Mon, 14 Jul 2014 05:42:49 -0500 Received: from DLEE71.ent.ti.com (dlee71.ent.ti.com [157.170.170.114]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6EAgma8022859; Mon, 14 Jul 2014 05:42:48 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DLEE71.ent.ti.com (157.170.170.114) with Microsoft SMTP Server id 14.3.174.1; Mon, 14 Jul 2014 05:42:48 -0500 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6EAgdEv003492; Mon, 14 Jul 2014 05:42:46 -0500 From: Kishon Vijay Abraham I To: , , , , CC: , Keerthy , Rajendra Nayak , Tero Kristo , Paul Walmsley Subject: [RESEND PATCH 2/8] ARM: dts: dra7xx-clocks: Change the parent of apll_pcie_in_clk_mux to dpll_pcie_ref_m2ldo_ck Date: Mon, 14 Jul 2014 16:12:17 +0530 Message-ID: <1405334543-25509-3-git-send-email-kishon@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1405334543-25509-1-git-send-email-kishon@ti.com> References: <1405334543-25509-1-git-send-email-kishon@ti.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: kishon@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.172 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Keerthy Change the parent of apll_pcie_in_clk_mux to dpll_pcie_ref_m2ldo_ck from dpll_pcie_ref_ck. Figure 26-22. DPLL_PCIE_REF Functional Block Diagram in vE of DRA7xx ES1.0 TRM shows the signal name for the output of post divider (M2) is CLKOUTLDO. Figure 26-21. PCIe PHY Clock Generator Overview shows CLKOUTLDO is used as input to apll mux. So the actual output of dpll is dpll_pcie_ref_m2ldo_ck which is also the input of apll. Cc: Rajendra Nayak Cc: Tero Kristo Cc: Paul Walmsley Signed-off-by: Keerthy Signed-off-by: Kishon Vijay Abraham I --- arch/arm/boot/dts/dra7xx-clocks.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi index 7148e7c..f5dca1f 100644 --- a/arch/arm/boot/dts/dra7xx-clocks.dtsi +++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi @@ -1152,7 +1152,7 @@ apll_pcie_in_clk_mux: apll_pcie_in_clk_mux@4ae06118 { compatible = "ti,mux-clock"; - clocks = <&dpll_pcie_ref_ck>, <&pciesref_acs_clk_ck>; + clocks = <&dpll_pcie_ref_m2ldo_ck>, <&pciesref_acs_clk_ck>; #clock-cells = <0>; reg = <0x021c 0x4>; ti,bit-shift = <7>;