From patchwork Fri Oct 14 09:51:46 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan \(OSS\)" X-Patchwork-Id: 616018 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 28856C43217 for ; Fri, 14 Oct 2022 09:51:17 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230241AbiJNJvP (ORCPT ); Fri, 14 Oct 2022 05:51:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56624 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230188AbiJNJuz (ORCPT ); Fri, 14 Oct 2022 05:50:55 -0400 Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03on2042.outbound.protection.outlook.com [40.107.105.42]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 170FFED9AC; Fri, 14 Oct 2022 02:50:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=bDVNspTxTLc/QEuzxAklt5qM98OR60MbcwLdpSLTTJRo8XSkfa+wnfsdHgXq9JwQuArFTH9cKF7DJmcCVfJLO6deDjf8H3w5TaR2l8sEr8XNk4lDDLvqs5vCOi+eHM3i09ZZQje1MMeEt4acsr7NqbKGK4KRwBigfHvpxhcu1MOjAYss5lGHJN2h3y5ti0ttabuPm9LPeykyAMxU9iyetknms0jx/TktZNVJnfsq7eDi7rvmUsLwaRFRhOb8TrqixVmO8DohfWBzxJKgLRDCiEk74b0rzIJ/J2xodFeq+LwmVXKo36Kc+2bfWi+LTwoGsJJFF6rzmlnuDDuZ8VRkTg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=16kwj9ufbbUvlBJ8gAsfUJUuMh7S9cMPIgO18sL9X1Q=; b=ClzDeugfm4KANhuDpguS3H3W47l+FgOn0oX6F+S38T66GkphdAnPlLo4WTQATNkhbE01aPN/UdMOeSngUSz6buvSCIquU8fvtIIQq28eUoraXTV+3Mn/HH+1m110fuk/CrFW9JFZhYj/vleW+dSinq+Y6Jwv4KR194avdA69oKpF0TsImPt7Yz8P5RWp7NBaSReucVegfUtRFzMLDNZzXlkU5ZKjzrwrSqnx/rFeRWjkYqbk8MBJcZkKp3vP8pk4ShGzWCosdDdmcQ0cpusuIkHsfADcZHjTkpgkMH3++dWixBEITgq1GGBozWzjrQz2ssG4n0xKD2sS8BT90GAKmg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=16kwj9ufbbUvlBJ8gAsfUJUuMh7S9cMPIgO18sL9X1Q=; b=Bfh96sHiol57B8NBXQbi7iWcGcClA0OJrTBvW+GY7VW3Ci8ZixK4MBEIU0n/JAhDPtup7mDCySXEUkZ8aIj9978PA+CVEh6NA9ccnjFSZrn1Hs9Z0l4NIJn0gyIsIBN0orxByaR7L4UWBLIKK2oBv+n1oVqnM9whzKeZgReHF3E= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by PA4PR04MB9247.eurprd04.prod.outlook.com (2603:10a6:102:2a2::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5723.26; Fri, 14 Oct 2022 09:50:37 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::ba6:d7ae:a7c9:7a3a]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::ba6:d7ae:a7c9:7a3a%4]) with mapi id 15.20.5676.028; Fri, 14 Oct 2022 09:50:36 +0000 From: "Peng Fan (OSS)" To: gregkh@linuxfoundation.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, xu.yang_2@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, jun.li@nxp.com, Peng Fan Subject: [PATCH V2 4/6] dt-bindings: usb: ci-hdrc-usb2: convert to DT schema format Date: Fri, 14 Oct 2022 17:51:46 +0800 Message-Id: <20221014095148.2063669-5-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20221014095148.2063669-1-peng.fan@oss.nxp.com> References: <20221014095148.2063669-1-peng.fan@oss.nxp.com> X-ClientProxiedBy: SG2PR01CA0127.apcprd01.prod.exchangelabs.com (2603:1096:4:40::31) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|PA4PR04MB9247:EE_ X-MS-Office365-Filtering-Correlation-Id: 4fbcce39-ee3e-45e6-fac1-08daadc98b65 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: lADVm5OwDBzcrlY9KNv4Ztp2vZK+qP4bQhbvk8HIDYyfPYGX3W7/Dic6P3GyJLLLNVqJWnCAMjeuREGIogDtR0j8SNI25JNGtXbRR4JAnRcpTXpuj8xdkEWeAGBtSQR/Wo+p2WMRaMLzi9tj7J3phY8a4YeZ5E/fM3ldq3pwkDC68vicOlA47VlFrWQNZB1soH6XuGqdGvmg+ZF9Kb3CHJgYY9nEeJNaxftCrlsnS2DQTK+Ibbsm2tmSqyrbswAbTouzWyvEKMBBi0sn6xdQQ/VI8tCU/befiwLntBErfY+C+L/3/OcwPxUrwLwPxviqhbskG5IlFNLCaNKLyEdoRWqO1pJiqzqH7WrsosK6GoK8bgd6+iUDSQD+xgaGTu5nK0VuLlkCZjc4xSaS7zfY041j93xIGJu9DluyXDEQbqtoyYSpKvq1C79zs6Uv3fVU8lGCzWjVNGi86zIQ1CoYyYF6jNZAl6tdsbWgHO5CcAIDXIZmO4JRLUvDv2ao1JcCNI7ZwzORwZZOOhU0c47qRU4SXwFnrKYSa0K+xrxo1jgZjS0O7DEU8LC+3IGD8X+NuIJITIb/z0f2ujYo2SVMOVhMLTnJ/VB7c9vBtY1ET6imAivquQlG0ZmmsMv+3x+YnmkDQihOyaBw0+/FgJPuX8bcPFoAerIl3/y5/60wG4C90tAFKarXaeiE20KhJImUl2cBnS+Q/2EWskVYGfomSuT0jUc/We7ZlTD7IRIs3dRVJ929S3IlQAxkNh4nX+uFVAUjN0o0ALrb6K6QSPVH/f1AxF2JbeyMetZHgvNWY/emHwxeUUrmvgF5Lzx0iXEIf8JboOd4OMa//2FvwmBoog== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DU0PR04MB9417.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230022)(4636009)(376002)(346002)(136003)(39860400002)(396003)(366004)(451199015)(478600001)(6486002)(38100700002)(38350700002)(316002)(4326008)(7416002)(83380400001)(6512007)(6666004)(8676002)(66556008)(66946007)(41300700001)(86362001)(966005)(26005)(8936002)(1076003)(66476007)(6506007)(5660300002)(30864003)(186003)(2906002)(52116002)(2616005); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: LN6LxfnIegvEENxeEkBH+hwklfo73sGyxhGhemWI2ETHZNwvC3HhwUZa6ZDAGz7jluswFHNSfAguK361VKFFsY6sH3arAqPvK4/FTKwpft/8pWViuEC9i4mD8JCE8INbQ9pLEVpnB239owI2b10GJvksP0qFCOEFHjCx6WF6Rf+J/iqwoLT6ZCjDADdo5C4KfyRNl5k3H7p6BpfxuDA+K4Y1dxRZu4gDp4aO1zXfXL5q4N36tQRH1PN7deI7GqK29RibEE9ukYj9OfRKdeVRoUUoqemXY+UjE4+2LBapNGNa1onkzJzzfbqXJWn9Oop9I6JudWCwyx3Luj6DRwDk9usFILPTbVMzJDnvBNK8foS2E/wP/xyq44K0Jf0fNMZVAR75bdNG7XTHhAPoJfKDGOgewQmyl1YpnwftR7kt1sQjHCIcYRjUve0RG7qiGuTW1JyZQRe4wlaIqpY/XC+E406CZ9fwnN1vRKiIEtETC8hGGdzOLULcwjHml1FhhUvP0OWSaA8uRM4TJ4b7FQidlh6BdXFTeXieAh+TWIv2ah9QQbPxYMk4pqrBG+5oS214JNcZ5Bdtf1m9w3mtNb59aoiggb71s8spnhrSO5p6TGKjpZa4gOtdaSMLF9V+7aOpD67tVY+cJg846e0O+9JYtalu9LbR/ajwyKUJ0aPzAcaH3tqfIcQ2Lt25Qa7nGpZK1bwqfxF7dq8m9HyddF+jPz8iEmmKV1FLPjpPRkZVhEoApBAqFfLZpeWN/xGRpAe9WLDiy00/0TmBkNeOASrBb/HmscL74CXy5gXnWPUG5S3SDyx4GleHbObfS6Vm0IQmU7/tqahR8e6o3PFN2PKAnBI8dUN1uf2B+St7Y+wFa53wGH7AoOB2KE1CS4NC5HlLWUBUK2REXUp6omryGjdfxh87dYECc9NnlKh0pYYMakncHV8vNf74bHJSF3xSOu9Ygh2fEggIj9uCnSixXs1OjKTuiCW/U4FP1qsWvwRPnnNJnkgjcVXcH0uiRLZnLCUGKFC2L+wL8jlpcgoeOO2k+qascbQK/Kcd+gHmVC6cCFUBcvHhx1jsGIc0D4XtEn2pK/fbAROPv6BjRemMP+XP/D9oz5/26UYPpN6vW1QH5MmSTIDc2mbm0Vl2MLKlP3OeitW9uBPSEa5FmqgI0UbFKoqiqchfRtv9Kd9ztP2mD/2AuS6bPoGLIOWrcXPpoNyonzFP1bnHFbmFBKUxQLqiIR6zw+EcF36yFjc+wBax5n3s6JdHjFG200dnzRcmO/E7i9QpqtqWDTCuhQQ/bskrDeoa5aRQ2cCLDBGTRQp9IpkhQdvilqFVvUoeqstJJLWYQRK8M2aOJKV+RJZorsT1gxidZ2airXD8YLagzYkcjgqLrDyJ96y6+mjKftoX87XuaY+AUWHGQPelRiEqTJ7mNQDuzcr0i/mrjPRMI1SBIebUl5PPwU/yYP9fSbbUok+pgIkxIrSe/0QZmYX9Zt1ndYgyp9ro24/Ei4oFGFJbjkxsqnS5ftlmcX6IWkavLlZwxzkCoz8h1KdYnUBST3WBNWIjePcf8U2SoHOYdd45qT5TmKq1rWgDxZharFIBnm68 X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4fbcce39-ee3e-45e6-fac1-08daadc98b65 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Oct 2022 09:50:36.8687 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 9jbkwGFJ6CC8YFr509QvtU0FX2CQHJwmxfUPKtUQBSL0W/+vfEK/A4mtCLC9WLrKeb7OQpbh0omqZZu8nSnFyg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR04MB9247 Precedence: bulk List-ID: X-Mailing-List: linux-usb@vger.kernel.org From: Peng Fan Convert the binding to DT schema format Signed-off-by: Peng Fan --- .../devicetree/bindings/usb/ci-hdrc-usb2.txt | 158 -------- .../devicetree/bindings/usb/ci-hdrc-usb2.yaml | 341 ++++++++++++++++++ 2 files changed, 341 insertions(+), 158 deletions(-) delete mode 100644 Documentation/devicetree/bindings/usb/ci-hdrc-usb2.txt create mode 100644 Documentation/devicetree/bindings/usb/ci-hdrc-usb2.yaml diff --git a/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.txt b/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.txt deleted file mode 100644 index ba51fb1252b9..000000000000 --- a/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.txt +++ /dev/null @@ -1,158 +0,0 @@ -* USB2 ChipIdea USB controller for ci13xxx - -Required properties: -- compatible: should be one of: - "fsl,imx23-usb" - "fsl,imx27-usb" - "fsl,imx28-usb" - "fsl,imx6q-usb" - "fsl,imx6sl-usb" - "fsl,imx6sx-usb" - "fsl,imx6ul-usb" - "fsl,imx7d-usb" - "fsl,imx7ulp-usb" - "lsi,zevio-usb" - "qcom,ci-hdrc" - "chipidea,usb2" - "xlnx,zynq-usb-2.20a" - "nvidia,tegra20-udc" - "nvidia,tegra30-udc" - "nvidia,tegra114-udc" - "nvidia,tegra124-udc" -- reg: base address and length of the registers -- interrupts: interrupt for the USB controller - -Recommended properies: -- phy_type: the type of the phy connected to the core. Should be one - of "utmi", "utmi_wide", "ulpi", "serial" or "hsic". Without this - property the PORTSC register won't be touched. -- dr_mode: One of "host", "peripheral" or "otg". Defaults to "otg" - -Deprecated properties: -- usb-phy: phandle for the PHY device. Use "phys" instead. -- fsl,usbphy: phandle of usb phy that connects to the port. Use "phys" instead. - -Optional properties: -- clocks: reference to the USB clock -- phys: reference to the USB PHY -- phy-names: should be "usb-phy" -- vbus-supply: reference to the VBUS regulator -- maximum-speed: limit the maximum connection speed to "full-speed". -- tpl-support: TPL (Targeted Peripheral List) feature for targeted hosts -- itc-setting: interrupt threshold control register control, the setting - should be aligned with ITC bits at register USBCMD. -- ahb-burst-config: it is vendor dependent, the required value should be - aligned with AHBBRST at SBUSCFG, the range is from 0x0 to 0x7. This - property is used to change AHB burst configuration, check the chipidea - spec for meaning of each value. If this property is not existed, it - will use the reset value. -- tx-burst-size-dword: it is vendor dependent, the tx burst size in dword - (4 bytes), This register represents the maximum length of a the burst - in 32-bit words while moving data from system memory to the USB - bus, the value of this property will only take effect if property - "ahb-burst-config" is set to 0, if this property is missing the reset - default of the hardware implementation will be used. -- rx-burst-size-dword: it is vendor dependent, the rx burst size in dword - (4 bytes), This register represents the maximum length of a the burst - in 32-bit words while moving data from the USB bus to system memory, - the value of this property will only take effect if property - "ahb-burst-config" is set to 0, if this property is missing the reset - default of the hardware implementation will be used. -- extcon: phandles to external connector devices. First phandle should point to - external connector, which provide "USB" cable events, the second should point - to external connector device, which provide "USB-HOST" cable events. If one - of the external connector devices is not required, empty <0> phandle should - be specified. -- phy-clkgate-delay-us: the delay time (us) between putting the PHY into - low power mode and gating the PHY clock. -- non-zero-ttctrl-ttha: after setting this property, the value of register - ttctrl.ttha will be 0x7f; if not, the value will be 0x0, this is the default - value. It needs to be very carefully for setting this property, it is - recommended that consult with your IC engineer before setting this value. - On the most of chipidea platforms, the "usage_tt" flag at RTL is 0, so this - property only affects siTD. - If this property is not set, the max packet size is 1023 bytes, and if - the total of packet size for pervious transactions are more than 256 bytes, - it can't accept any transactions within this frame. The use case is single - transaction, but higher frame rate. - If this property is set, the max packet size is 188 bytes, it can handle - more transactions than above case, it can accept transactions until it - considers the left room size within frame is less than 188 bytes, software - needs to make sure it does not send more than 90% - maximum_periodic_data_per_frame. The use case is multiple transactions, but - less frame rate. -- mux-controls: The mux control for toggling host/device output of this - controller. It's expected that a mux state of 0 indicates device mode and a - mux state of 1 indicates host mode. -- mux-control-names: Shall be "usb_switch" if mux-controls is specified. -- pinctrl-names: Names for optional pin modes in "default", "host", "device". - In case of HSIC-mode, "idle" and "active" pin modes are mandatory. In this - case, the "idle" state needs to pull down the data and strobe pin - and the "active" state needs to pull up the strobe pin. -- pinctrl-n: alternate pin modes - -i.mx specific properties -- fsl,usbmisc: phandler of non-core register device, with one - argument that indicate usb controller index -- disable-over-current: disable over current detect -- over-current-active-low: over current signal polarity is active low. -- over-current-active-high: over current signal polarity is active high. - It's recommended to specify the over current polarity. -- power-active-high: power signal polarity is active high -- external-vbus-divider: enables off-chip resistor divider for Vbus -- samsung,picophy-pre-emp-curr-control: HS Transmitter Pre-Emphasis Current - Control. This signal controls the amount of current sourced to the - USB_OTG*_DP and USB_OTG*_DN pins after a J-to-K or K-to-J transition. - The range is from 0x0 to 0x3, the default value is 0x1. - Details can refer to TXPREEMPAMPTUNE0 bits of USBNC_n_PHY_CFG1. -- samsung,picophy-dc-vol-level-adjust: HS DC Voltage Level Adjustment. - Adjust the high-speed transmitter DC level voltage. - The range is from 0x0 to 0xf, the default value is 0x3. - Details can refer to TXVREFTUNE0 bits of USBNC_n_PHY_CFG1. - -Example: - - usb@f7ed0000 { - compatible = "chipidea,usb2"; - reg = <0xf7ed0000 0x10000>; - interrupts = ; - clocks = <&chip CLKID_USB0>; - phys = <&usb_phy0>; - phy-names = "usb-phy"; - vbus-supply = <®_usb0_vbus>; - itc-setting = <0x4>; /* 4 micro-frames */ - /* Incremental burst of unspecified length */ - ahb-burst-config = <0x0>; - tx-burst-size-dword = <0x10>; /* 64 bytes */ - rx-burst-size-dword = <0x10>; - extcon = <0>, <&usb_id>; - phy-clkgate-delay-us = <400>; - mux-controls = <&usb_switch>; - mux-control-names = "usb_switch"; - }; - -Example for HSIC: - - usb@2184400 { - compatible = "fsl,imx6q-usb", "fsl,imx27-usb"; - reg = <0x02184400 0x200>; - interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>; - clocks = <&clks IMX6QDL_CLK_USBOH3>; - fsl,usbphy = <&usbphynop1>; - fsl,usbmisc = <&usbmisc 2>; - phy_type = "hsic"; - dr_mode = "host"; - ahb-burst-config = <0x0>; - tx-burst-size-dword = <0x10>; - rx-burst-size-dword = <0x10>; - pinctrl-names = "idle", "active"; - pinctrl-0 = <&pinctrl_usbh2_idle>; - pinctrl-1 = <&pinctrl_usbh2_active>; - #address-cells = <1>; - #size-cells = <0>; - - usbnet: ethernet@1 { - compatible = "usb424,9730"; - reg = <1>; - }; - }; diff --git a/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.yaml b/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.yaml new file mode 100644 index 000000000000..ed03649f17a6 --- /dev/null +++ b/Documentation/devicetree/bindings/usb/ci-hdrc-usb2.yaml @@ -0,0 +1,341 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/usb/ci-hdrc-usb2.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: USB2 ChipIdea USB controller for ci13xxx Binding + +maintainers: + - Xu Yang + +properties: + compatible: + oneOf: + - enum: + - chipidea,usb2 + - lsi,zevio-usb + - nvidia,tegra20-udc + - nvidia,tegra30-udc + - nvidia,tegra114-udc + - nvidia,tegra124-udc + - qcom,ci-hdrc + - items: + - enum: + - fsl,imx23-usb + - fsl,imx25-usb + - fsl,imx28-usb + - fsl,imx6q-usb + - fsl,imx6sl-usb + - fsl,imx6sx-usb + - fsl,imx6ul-usb + - fsl,imx7d-usb + - const: fsl,imx27-usb + - items: + - const: fsl,imx7ulp-usb + - const: fsl,imx6ul-usb + - items: + - const: xlnx,zynq-usb-2.20a + - const: chipidea,usb2 + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + minItems: 1 + maxItems: 2 + + dr_mode: true + + phy_type: true + + itc-setting: + description: + interrupt threshold control register control, the setting should be + aligned with ITC bits at register USBCMD. + $ref: /schemas/types.yaml#/definitions/uint32 + + ahb-burst-config: + description: + it is vendor dependent, the required value should be aligned with + AHBBRST at SBUSCFG, the range is from 0x0 to 0x7. This property is + used to change AHB burst configuration, check the chipidea spec for + meaning of each value. If this property is not existed, it will use + the reset value. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0x0 + maximum: 0x7 + + tx-burst-size-dword: + description: + it is vendor dependent, the tx burst size in dword (4 bytes), This + register represents the maximum length of a the burst in 32-bit + words while moving data from system memory to the USB bus, the value + of this property will only take effect if property "ahb-burst-config" + is set to 0, if this property is missing the reset default of the + hardware implementation will be used. + $ref: /schemas/types.yaml#/definitions/uint32 + + rx-burst-size-dword: + description: + it is vendor dependent, the rx burst size in dword (4 bytes), This + register represents the maximum length of a the burst in 32-bit words + while moving data from the USB bus to system memory, the value of + this property will only take effect if property "ahb-burst-config" + is set to 0, if this property is missing the reset default of the + hardware implementation will be used. + $ref: /schemas/types.yaml#/definitions/uint32 + + extcon: + description: | + Phandles to external connector devices. First phandle should point + to external connector, which provide "USB" cable events, the second + should point to external connector device, which provide "USB-HOST" + cable events. If one of the external connector devices is not + required, empty <0> phandle should be specified. + + phy-clkgate-delay-us: + description: | + The delay time (us) between putting the PHY into low power mode and + gating the PHY clock. + + non-zero-ttctrl-ttha: + description: | + After setting this property, the value of register ttctrl.ttha + will be 0x7f; if not, the value will be 0x0, this is the default + value. It needs to be very carefully for setting this property, it + is recommended that consult with your IC engineer before setting + this value. On the most of chipidea platforms, the "usage_tt" flag + at RTL is 0, so this property only affects siTD. + + If this property is not set, the max packet size is 1023 bytes, and + if the total of packet size for pervious transactions are more than + 256 bytes, it can't accept any transactions within this frame. The + use case is single transaction, but higher frame rate. + + If this property is set, the max packet size is 188 bytes, it can + handle more transactions than above case, it can accept transactions + until it considers the left room size within frame is less than 188 + bytes, software needs to make sure it does not send more than 90% + maximum_periodic_data_per_frame. The use case is multiple + transactions, but less frame rate. + + mux-controls: + description: | + The mux control for toggling host/device output of this controller. + It's expected that a mux state of 0 indicates device mode and a mux + state of 1 indicates host mode. + + mux-control-names: + const: usb_switch + + pinctrl-names: + description: | + Names for optional pin modes in "default", "host", "device". + In case of HSIC-mode, "idle" and "active" pin modes are mandatory. + In this case, the "idle" state needs to pull down the data and + strobe pin and the "active" state needs to pull up the strobe pin. + + pinctrl-0: + maxItems: 1 + + pinctrl-1: + maxItems: 1 + + phys: + maxItems: 1 + + phy-names: + const: usb-phy + + vbus-supply: + description: reference to the VBUS regulator. + + fsl,usbmisc: + description: + Phandler of non-core register device, with one argument that + indicate usb controller index + $ref: /schemas/types.yaml#/definitions/phandle-array + + disable-over-current: + description: disable over current detect + + over-current-active-low: + description: over current signal polarity is active low + + over-current-active-high: + description: | + Over current signal polarity is active high. It's recommended to + specify the over current polarity. + + power-active-high: + description: power signal polarity is active high + + external-vbus-divider: + description: enables off-chip resistor divider for Vbus + + samsung,picophy-pre-emp-curr-control: + description: | + HS Transmitter Pre-Emphasis Current Control. This signal controls + the amount of current sourced to the USB_OTG*_DP and USB_OTG*_DN + pins after a J-to-K or K-to-J transition. The range is from 0x0 to + 0x3, the default value is 0x1. Details can refer to TXPREEMPAMPTUNE0 + bits of USBNC_n_PHY_CFG1. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0x0 + maximum: 0x3 + + samsung,picophy-dc-vol-level-adjust: + description: | + HS DC Voltage Level Adjustment. Adjust the high-speed transmitter DC + level voltage. The range is from 0x0 to 0xf, the default value is + 0x3. Details can refer to TXVREFTUNE0 bits of USBNC_n_PHY_CFG1. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0x0 + maximum: 0xf + + usb-phy: + description: phandle for the PHY device. Use "phys" instead. + $ref: /schemas/types.yaml#/definitions/phandle + deprecated: true + + fsl,usbphy: + description: phandle of usb phy that connects to the port. Use "phys" instead. + $ref: /schemas/types.yaml#/definitions/phandle + deprecated: true + +patternProperties: + "ethernet@[0-9a-f]$": + description: The hard wired USB devices + type: object + $ref: /schemas/net/microchip,lan95xx.yaml + +required: + - compatible + - reg + - interrupts + +allOf: + - $ref: usb-hcd.yaml# + - $ref: usb-drd.yaml# + - if: + properties: + mux-controls: + true + then: + properties: + mux-control-names: + const: usb_switch + - if: + properties: + phy_type: + const: hsic + + required: + - phy_type + then: + properties: + pinctrl-names: + items: + - const: idle + - const: active + else: + properties: + pinctrl-names: + oneOf: + - items: + - const: default + - enum: + - host + - device + - items: + - const: default + - if: + properties: + compatible: + contains: + enum: + - chipidea,usb2 + - lsi,zevio-usb + - nvidia,tegra20-udc + - nvidia,tegra30-udc + - nvidia,tegra114-udc + - nvidia,tegra124-udc + - qcom,ci-hdrc + - xlnx,zynq-usb-2.20a + then: + properties: + fsl,usbmisc: false + disable-over-current: false + over-current-active-low: false + over-current-active-high: false + power-active-high: false + external-vbus-divider: false + samsung,picophy-pre-emp-curr-control: false + samsung,picophy-dc-vol-level-adjust: false + +additionalProperties: false + +examples: + - | + #include + #include + + usb@f7ed0000 { + compatible = "chipidea,usb2"; + reg = <0xf7ed0000 0x10000>; + interrupts = ; + clocks = <&chip CLKID_USB0>; + phys = <&usb_phy0>; + phy-names = "usb-phy"; + vbus-supply = <®_usb0_vbus>; + itc-setting = <0x4>; /* 4 micro-frames */ + /* Incremental burst of unspecified length */ + ahb-burst-config = <0x0>; + tx-burst-size-dword = <0x10>; /* 64 bytes */ + rx-burst-size-dword = <0x10>; + extcon = <0>, <&usb_id>; + phy-clkgate-delay-us = <400>; + mux-controls = <&usb_switch>; + mux-control-names = "usb_switch"; + }; + + # Example for HSIC: + - | + #include + #include + + usb@2184400 { + compatible = "fsl,imx6q-usb", "fsl,imx27-usb"; + reg = <0x02184400 0x200>; + interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&clks IMX6QDL_CLK_USBOH3>; + fsl,usbphy = <&usbphynop1>; + fsl,usbmisc = <&usbmisc 2>; + phy_type = "hsic"; + dr_mode = "host"; + ahb-burst-config = <0x0>; + tx-burst-size-dword = <0x10>; + rx-burst-size-dword = <0x10>; + pinctrl-names = "idle", "active"; + pinctrl-0 = <&pinctrl_usbh2_idle>; + pinctrl-1 = <&pinctrl_usbh2_active>; + #address-cells = <1>; + #size-cells = <0>; + + usbnet: ethernet@1 { + compatible = "usb424,9730"; + reg = <1>; + }; + }; + +...