From patchwork Tue Nov 26 09:20:35 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 845717 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5759D38DE0 for ; Tue, 26 Nov 2024 09:21:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732612870; cv=none; b=sAY5fkdSzk0CmMlrzmN7+Yl3V1tZAD/GI5Tt84JcKGwp9+RDiHBasKo2dAsAKSI5TP8657XIgqrJs8CQiaXSg5ZgKfTGzxqdqHLNHBnuCOENGzgeDmPNWO8kOBo/z5tPeKKyrNVyE/0b/nifvzMK8/d2UxVjOHmP2m+fg3DdlgI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732612870; c=relaxed/simple; bh=LYe44PsuEmobn9w8ghDArMmAgI05ogldtdwcneR3FdE=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=h1Gjw0jytB7bxaInrhtTbN2K63aKM1lKRbdSehy2A0r6l5Vt5VjeLpLQMMpvFfgrW1XRJ/fonPLUGiTe36Q691pxr1vEpQCbTjsMb8hNp7JFOLvhb8i+cnUrxYw9PKSEuU46A72G1UHrWqGaxLzfbG+lcEl780asBUHUqHjQrNg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=efDrK+C+; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="efDrK+C+" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-4314c4cb752so49022315e9.2 for ; Tue, 26 Nov 2024 01:21:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1732612866; x=1733217666; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=oAr4THz/iUZpjgn32cU1UjSoRJJwQ4eV9JJMqnie3fo=; b=efDrK+C+CszWmHjEDZ+rhr4udNKsYFhKq21ARd0VAB4NcCVDkJuTUQOAAtNP1VeNlD 1Lvi+/t48y2YthkBsToBq+VIJAVEgZyqtyxx7bwEwhNhKCenXfihfH7rKLDjZ9vJynV3 MJ9y/otsXaAjLBfsEMEMP3BUO8pbfJOkBO8monEUsAPnJ0jgpGfTmPWCi4W7PYRSYFUJ 8nxOZjAV731OlC6bgCdYNtSs78XH30Ho+JysK/e/ukdWDqN5FXkw7HojbVwTzkznZBBE m7qNRtzHBN19uriy+qxLzYGmssAlTo2QQoDz4x9dSD3eZQDEnMuMXhnuwbHIgzN2Uxh8 GIQg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732612866; x=1733217666; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=oAr4THz/iUZpjgn32cU1UjSoRJJwQ4eV9JJMqnie3fo=; b=NB90U3LD/1BGcfMZpUXjhJVKYC7t0LHG9sh3AoaZuOTGZrzqTflUy3CaMxqqJg5BSe 90Ak2eIfpq2UETyJTC+CmhO+BdEdA/YxHA1FMputqR/dhqBHtlrNzcFKUp4160EPVcoa mmJx1GAQQbYI0RjQ4XEJRoGlfGKEWxpvNFzBaUHbS/T3sg5Y7RLJvDM+nLLG8JTVYcSy WiPcQgnpkRHi31grXSUoDH/qGC+x/s/IvgGRqK5ZcHOT5cG1TUG8rYF696af/SKRZDub q7LryaA2FF24xa5ZRge3a26R9z/E5MvPwi+K17c5gNSGUeCw5wnq5GppOCAZGazAAQ1l 4Haw== X-Forwarded-Encrypted: i=1; AJvYcCVthqoIGBLW0y4YCahTHAMNmkN36djUt9Fq7K66/m788xNfNPriBuJnNgnEJhtfIojBGYxnGiJzJQU=@vger.kernel.org X-Gm-Message-State: AOJu0YwJiwYw22qOjY27JtpMStD+0R3eYhHIom99RKAiNhZ3wGO2Mt7p Kmvf38V82RqtK4voEhujvxRvca7By7VrHspi8tGEEDW+SH7YdOcZ35ufJSOFmrg= X-Gm-Gg: ASbGnctPoFDyPcHImdnQhpugaY0IyRAISVOkZCRXBqltky0mFkd5IDnTsO2yAKZYYi/ eYJhumRTwzIaefYAXPQXfbqxMvtZV3n7yVdWLTa92sXY6sAoZ+Uo8r7b/fCmXxOFK/vV9WU48g8 sJc/t4sEGSdW5BeYqhbX6n1z+MmvROxcF5mkXSHiufNMaT5jJVTOUbZkJ+We03tk7l4CVf+w95i n/ApfaDoYoR7CcbGNh+aggL8tEn7UQQ1uBa0mHi3vqpJXXFPwhTYa2z46Hla9sZvbEz6n0Yt9Rg JPY= X-Google-Smtp-Source: AGHT+IFYYXObOhQgBxHQSwsO08mkH4nUnksbd2zyW86LbEQQVgUNpvZSz9E0wpJV3PjUdbW9GlwA3Q== X-Received: by 2002:a5d:5f8f:0:b0:37d:5173:7a54 with SMTP id ffacd0b85a97d-38260bdfa48mr15515396f8f.52.1732612865602; Tue, 26 Nov 2024 01:21:05 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.28]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3825fbc3a47sm13027694f8f.73.2024.11.26.01.21.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 26 Nov 2024 01:21:05 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, geert+renesas@glider.be, magnus.damm@gmail.com, gregkh@linuxfoundation.org, yoshihiro.shimoda.uh@renesas.com, christophe.jaillet@wanadoo.fr Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-usb@vger.kernel.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH v2 00/15] Add initial USB support for the Renesas RZ/G3S SoC Date: Tue, 26 Nov 2024 11:20:35 +0200 Message-Id: <20241126092050.1825607-1-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 Precedence: bulk X-Mailing-List: linux-usb@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Hi, Series adds initial USB support for the Renesas RZ/G3S SoC. Series is split as follows: - patches 01-05/15 - add SYSC driver support; this is necessary for USB PHY as the USB PHY driver need to touch a register in the SYSC address space, in the initialization phase - patch 06/15 - updates the USBHS documentation for RZ/G3S - patches 07-10/15 - updates the USB PHY support to handle the SYSC USB PWRRDY signal. Along with it a fix for the DT bindings and one for the PHY driver were added; fixes are RZ/G3S USB related - patch 11/15 - document the USB PHY Ctrl support - patches 12-15/15 - add device tree support Merge strategy, if any: - patches 01-05/15,12-14/15 can go through Renesas tree - patch 06/14 can go though USB tree - patches 07-10/14 can go through PHY tree - patch 11/15 can go though reset controller tree Thank you, Claudiu Beznea Changes in v2: - dropped v1 patches already applied - added fixes patches (07/14 and 09/14) - dropped the approach of handling the USB PWRRDY though a reset controller driver and introduced the signal concept for the SYSC driver; because of this, most of the work done in v1 was dropped - per patch changes are listed in individual patches, if any Christophe JAILLET (1): phy: renesas: rcar-gen3-usb2: Fix an error handling path in rcar_gen3_phy_usb2_probe() Claudiu Beznea (14): dt-bindings: soc: renesas: renesas,rzg2l-sysc: Add #renesas,sysc-signal-cells soc: renesas: Add SYSC driver for Renesas RZ family soc: renesas: rz-sysc: Enable SYSC driver for RZ/G3S soc: renesas: rz-sysc: Add SoC detection support soc: renesas: rz-sysc: Move RZ/G3S SoC detection to the SYSC driver dt-bindings: usb: renesas,usbhs: Document RZ/G3S SoC dt-bindings: phy: renesas,usb2-phy: Mark resets as required for RZ/G3S dt-bindings: phy: renesas,usb2-phy: Add renesas,sysc-signal phy: renesas: rcar-gen3-usb2: Add support for PWRRDY dt-bindings: reset: renesas,rzg2l-usbphy-ctrl: Document RZ/G3S support arm64: dts: renesas: Add #renesas,sysc-signal-cells to system controller node arm64: dts: renesas: r9a08g045: Enable the system controller arm64: dts: renesas: r9a08g045: Add USB support arm64: dts: renesas: rzg3s-smarc: Enable USB support .../bindings/phy/renesas,usb2-phy.yaml | 26 +- .../reset/renesas,rzg2l-usbphy-ctrl.yaml | 1 + .../soc/renesas/renesas,rzg2l-sysc.yaml | 23 +- .../bindings/usb/renesas,usbhs.yaml | 2 + arch/arm64/boot/dts/renesas/r9a07g043.dtsi | 3 +- arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 3 +- arch/arm64/boot/dts/renesas/r9a07g054.dtsi | 3 +- arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 123 +++++- arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi | 57 +++ drivers/phy/renesas/phy-rcar-gen3-usb2.c | 77 +++- drivers/soc/renesas/Kconfig | 8 + drivers/soc/renesas/Makefile | 2 + drivers/soc/renesas/r9a08g045-sysc.c | 43 +++ drivers/soc/renesas/renesas-soc.c | 12 - drivers/soc/renesas/rz-sysc.c | 350 ++++++++++++++++++ drivers/soc/renesas/rz-sysc.h | 70 ++++ 16 files changed, 778 insertions(+), 25 deletions(-) create mode 100644 drivers/soc/renesas/r9a08g045-sysc.c create mode 100644 drivers/soc/renesas/rz-sysc.c create mode 100644 drivers/soc/renesas/rz-sysc.h