From patchwork Mon Sep 3 21:50:34 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 145830 Delivered-To: patch@linaro.org Received: by 2002:a2e:1648:0:0:0:0:0 with SMTP id 8-v6csp2942652ljw; Mon, 3 Sep 2018 14:50:55 -0700 (PDT) X-Google-Smtp-Source: ANB0VdZhxH4R5WrsNt4cDBsZN/rAE8kg3fzh9BYOuFuN8/S8H1DMI513C0yqNhGcOjczCR3+VcJA X-Received: by 2002:a63:f043:: with SMTP id s3-v6mr27291365pgj.94.1536011455306; Mon, 03 Sep 2018 14:50:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1536011455; cv=none; d=google.com; s=arc-20160816; b=OIB7z/9yebGr7QI/eUJBPuoq3QBbTgxMlkdu5aChlXMZPHT/y6MlR6hwpMlgNcGInv VlsvXS/EMDa1JwhJaJ0SqBrPHA+uSvfH/5OZ3iUKl3v0hOl/2kEmqbqhffIWpSGpPLTS MZe3yXaeSCbSgmXKCLNNv9RxPyC3yeopI3TP2BmY8ktCKy0ukXdxGNsS2Z/Ecp8JLyfj fVVFVOUHSMg5b2z2j2r3rCNg5DIC4ffY6JjGjNbvFYsoZLruoUHY1zabY+Xa8wQjhkBx 2j59B6Qv07Rt7TnFalPlyILhr1zs0zmKM1bkDQ6kK26tsgaysOkM34AUFykdpLZ9kjTi 5OGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=NodyPtFTeyWEqtACo59e0OsLQRfFpgaLAwpAkqdVh9c=; b=O4bB013M0fcZVP56QHpejCj9O7sCBEeQLQC2ouCD0JBz3V0qQY3oRw13xe9q+JUjoT r/usvtphlYg2P/5XgfQyULXa4EpI9GlDPfgVVAFmKBtHch7wOP2GRR71TJX4gn6n80Xi dkPH5nocswp+WwUYQ560DAGTxOID09RoQH1E7EZiwZwqGEhqDOLj4c7aeSkkxaF/UnpN +k8oL/bWpXXjQsCQF1c48Rpili3IOmkvqldPltzjxkweOLuhJrAE0jwdLijL27NSX2e8 foQ6pD8FOjwumNDdfc594m5RQEOOYFzIRO9KjG7ucRPsH0NHDOlmk5m5TETA6TbB03AA xivw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dKtzxHPs; spf=pass (google.com: best guess record for domain of linux-spi-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-spi-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 3-v6si18146466plr.488.2018.09.03.14.50.55; Mon, 03 Sep 2018 14:50:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-spi-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dKtzxHPs; spf=pass (google.com: best guess record for domain of linux-spi-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-spi-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727272AbeIDCNA (ORCPT + 1 other); Mon, 3 Sep 2018 22:13:00 -0400 Received: from mail-lf1-f66.google.com ([209.85.167.66]:44732 "EHLO mail-lf1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727273AbeIDCNA (ORCPT ); Mon, 3 Sep 2018 22:13:00 -0400 Received: by mail-lf1-f66.google.com with SMTP id g6-v6so1328558lfb.11 for ; Mon, 03 Sep 2018 14:50:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=NodyPtFTeyWEqtACo59e0OsLQRfFpgaLAwpAkqdVh9c=; b=dKtzxHPsEj783dvFuI26g6H1d3l0IHeNIU65d0oADpClRY1sZj5bdfAekrJPb2cSqJ +4xfDUDVA3rJiPbfj6R1Rj9bUR/yxekLs2ysFvO6EctxGDazBFxQu27N0GdBLnPoQjCR 647Vl/R3iET6+9iASe5UUKl7dftarvGzSkmI4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=NodyPtFTeyWEqtACo59e0OsLQRfFpgaLAwpAkqdVh9c=; b=qyCVH+p2ciANNAI9ogKsA2eBsJS09zmji2vQgosvVLyECUMUly54Z3bojfkMXS9M4/ zdsbsg17aEnmn5dk1dwlxtxN2BZJ0Uahu+/ij3fgJMpWqFaRdLG4bNtmSZFojZ+rM6BC 9x7RQXW94Iq6b0CRuT59ll2SSfVLjbic3yhnlUuOSLrUvUlTx3PysUefRcBNPs4YpT5k 7lD+iJgJgAenSAAQJa5snUgT+4meD1sVj0KeAbg98yU5aRKbUlpbuRXlqlGnAkUr7twj UxFKP2CtdYIRKFdTsYpkfQcki+CFRus7rME/2T35tUyw6GaWq2ORSM1lIckuKRriIHP/ puag== X-Gm-Message-State: APzg51DBcS9p5yoCV2+6NnPd7ECI3Kp90Y3dhMdRG9W0COtEZorHyWuZ 9HvT1fzyYjJviOK8h0GvKcQdQA== X-Received: by 2002:a19:d98f:: with SMTP id s15-v6mr19675822lfi.103.1536011452622; Mon, 03 Sep 2018 14:50:52 -0700 (PDT) Received: from localhost.bredbandsbolaget (c-ae7b71d5.014-348-6c756e10.bbcust.telenor.se. [213.113.123.174]) by smtp.gmail.com with ESMTPSA id q128-v6sm3665503ljq.72.2018.09.03.14.50.50 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 03 Sep 2018 14:50:51 -0700 (PDT) From: Linus Walleij To: Mark Brown , linux-spi@vger.kernel.org, Andrzej Hajda , Lorenzo Bianconi Cc: linux-gpio@vger.kernel.org, Rob Herring , Linus Walleij , devicetree@vger.kernel.org Subject: [PATCH 3/4] spi: Add a DT binding for high impedance turnaround Date: Mon, 3 Sep 2018 23:50:34 +0200 Message-Id: <20180903215035.17265-4-linus.walleij@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180903215035.17265-1-linus.walleij@linaro.org> References: <20180903215035.17265-1-linus.walleij@linaro.org> Sender: linux-spi-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-spi@vger.kernel.org Some 3WIRE SPI devices require the host to insert a "high impedance turnaround" essentially a clock pulse after switching the one line from output to input. This is needed to support the TPO TPG110 panel to use the 3WIRE SPI bindings. Cc: devicetree@vger.kernel.org Cc: Andrzej Hajda Cc: Lorenzo Bianconi Signed-off-by: Linus Walleij --- Documentation/devicetree/bindings/spi/spi-bus.txt | 4 ++++ 1 file changed, 4 insertions(+) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/spi/spi-bus.txt b/Documentation/devicetree/bindings/spi/spi-bus.txt index 1f6e86f787ef..ee08be2894eb 100644 --- a/Documentation/devicetree/bindings/spi/spi-bus.txt +++ b/Documentation/devicetree/bindings/spi/spi-bus.txt @@ -70,6 +70,10 @@ All slave nodes can contain the following optional properties: - spi-cs-high - Empty property indicating device requires chip select active high. - spi-3wire - Empty property indicating device requires 3-wire mode. +- spi-3wire-high-impedance-turnaround - Empty property indicating that a + 3wire host need to insert a high impedance turn-around + clock cycle after turning the one output line into an + input line. - spi-lsb-first - Empty property indicating device requires LSB first mode. - spi-tx-bus-width - The bus width (number of data wires) that is used for MOSI. Defaults to 1 if not present.