[0/6] Configure Clocks, Add Native Dma support.

Message ID	20250103060407.1064107-1-va@nvidia.com
Headers	show Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2079.outbound.protection.outlook.com [40.107.244.79]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EDB2129CA; Fri, 3 Jan 2025 06:04:38 +0000 (UTC) Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C From: Vishwaroop A <va@nvidia.com> To: <thierry.reding@gmail.com>, <jonathanh@nvidia.com>, <skomatineni@nvidia.com>, <ldewangan@nvidia.com>, <broonie@kernel.org>, <linux-spi@vger.kernel.org>, <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <kyarlagadda@nvidia.com>, <smangipudi@nvidia.com> CC: <va@nvidia.com> Subject: [PATCH 0/6] Configure Clocks, Add Native Dma support. Date: Fri, 3 Jan 2025 06:04:01 +0000 Message-ID: <20250103060407.1064107-1-va@nvidia.com> Precedence: bulk MIME-Version: 1.0 Content-Type: text/plain
Series	Configure Clocks, Add Native Dma support. \| expand [0/6] Configure Clocks, Add Native Dma support. [V1,2/6] spi: tegra210-quad: Update dummy sequence configuration [V1,4/6] spi: tegra210-quad: remove redundant error handling code [V1,6/6] spi: tegra210-quad: Introduce native DMA support

Message ID

20250103060407.1064107-1-va@nvidia.com

Headers

Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates
 216.228.117.160 as permitted sender) receiver=protection.outlook.com;
 client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C
From: Vishwaroop A <va@nvidia.com>
To: <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
	<skomatineni@nvidia.com>, <ldewangan@nvidia.com>, <broonie@kernel.org>,
	<linux-spi@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
	<linux-kernel@vger.kernel.org>, <kyarlagadda@nvidia.com>,
	<smangipudi@nvidia.com>
CC: <va@nvidia.com>
Subject: [PATCH 0/6] Configure Clocks, Add Native Dma support.
Date: Fri, 3 Jan 2025 06:04:01 +0000
Message-ID: <20250103060407.1064107-1-va@nvidia.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Jan 2025 06:04:29.8744
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 
 a5f9b1be-a8d3-47ad-c2d1-08dd2bbc7c99
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: 
 TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]
X-MS-Exchange-CrossTenant-AuthSource: 
	MN1PEPF0000F0E5.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4047

Series

Configure Clocks, Add Native Dma support. | expand

Message

Vishwaroop A Jan. 3, 2025, 6:04 a.m. UTC

This patch series configures qspi clocks, fixes combined sequence
programming and introduces native dma support. 

Vishwaroop A (6):
  arm64: tegra: Configure QSPI clocks and add DMA
  spi: tegra210-quad: Update dummy sequence configuration
  spi: tegra210-quad: Fix X1_X2_X4 encoding and support x4 transfers
  spi: tegra210-quad: remove redundant error handling code
  spi: tegra210-quad: modify chip select (CS) deactivation
  spi: tegra210-quad: Introduce native DMA support

 arch/arm64/boot/dts/nvidia/tegra234.dtsi |  14 ++
 drivers/spi/spi-tegra210-quad.c          | 273 +++++++++++++----------
 2 files changed, 174 insertions(+), 113 deletions(-)