From patchwork Mon Apr 22 03:55:46 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sachin Kamat X-Patchwork-Id: 16284 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-yh0-f69.google.com (mail-yh0-f69.google.com [209.85.213.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 9602425BA4 for ; Mon, 22 Apr 2013 04:09:04 +0000 (UTC) Received: by mail-yh0-f69.google.com with SMTP id 47sf1464036yhr.4 for ; Sun, 21 Apr 2013 21:08:18 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20120113; h=x-received:mime-version:x-beenthere:x-received:received-spf :x-received:x-forwarded-to:x-forwarded-for:delivered-to:x-received :received-spf:x-received:from:to:cc:subject:date:message-id:x-mailer :x-gm-message-state:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-google-group-id:list-post:list-help:list-archive:list-unsubscribe; bh=oHRrqLxCrGy5f7oW+hmS87c/I33iSeD01qDkRiFzncQ=; b=MD9V1XaGpbzo3IXjOBaykcjDUKbONEA0uFB6O8C7OLvGYYYwPrl7HyM+QJli3lezbY EM1rLLIfXRs+HaVYxkASS2sE36s3ybAU6iUCELAycc36QoWIcqm2qlp0ZAkNcylR2OMK gd0semOSXaI0/GtwNao+wrm7JDgEHxXEV5E7768B/ymdJOUD2rUp9GKc2zvNS/DOnUew R4whCkjUQhXbnXBd+qRfQ1N0vIbWoRjhPo3gJpRMnRjF9NC8vBfCAQMp36v1f56LgPsb TWgonhSENgqZFeyPaZj6YqMmYz+CJol2rPCWyg7n4a9KeIywcM39pOZIqIbdipDf/fVh OwBQ== X-Received: by 10.236.231.170 with SMTP id l40mr2489251yhq.16.1366603698384; Sun, 21 Apr 2013 21:08:18 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.49.0.40 with SMTP id 8ls1133888qeb.65.gmail; Sun, 21 Apr 2013 21:08:18 -0700 (PDT) X-Received: by 10.58.180.196 with SMTP id dq4mr2005880vec.10.1366603698161; Sun, 21 Apr 2013 21:08:18 -0700 (PDT) Received: from mail-vb0-x229.google.com (mail-vb0-x229.google.com [2607:f8b0:400c:c02::229]) by mx.google.com with ESMTPS id sx2si15129038vdc.97.2013.04.21.21.08.18 (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sun, 21 Apr 2013 21:08:18 -0700 (PDT) Received-SPF: neutral (google.com: 2607:f8b0:400c:c02::229 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=2607:f8b0:400c:c02::229; Received: by mail-vb0-f41.google.com with SMTP id f13so5560741vbg.0 for ; Sun, 21 Apr 2013 21:08:18 -0700 (PDT) X-Received: by 10.220.242.73 with SMTP id lh9mr17683596vcb.49.1366603697938; Sun, 21 Apr 2013 21:08:17 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.58.127.98 with SMTP id nf2csp59089veb; Sun, 21 Apr 2013 21:08:17 -0700 (PDT) X-Received: by 10.66.160.106 with SMTP id xj10mr10289263pab.139.1366603696540; Sun, 21 Apr 2013 21:08:16 -0700 (PDT) Received: from mail-pd0-f180.google.com (mail-pd0-f180.google.com [209.85.192.180]) by mx.google.com with ESMTPS id tf2si21496146pac.164.2013.04.21.21.08.15 (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sun, 21 Apr 2013 21:08:16 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.192.180 is neither permitted nor denied by best guess record for domain of sachin.kamat@linaro.org) client-ip=209.85.192.180; Received: by mail-pd0-f180.google.com with SMTP id q11so3274081pdj.25 for ; Sun, 21 Apr 2013 21:08:15 -0700 (PDT) X-Received: by 10.68.180.67 with SMTP id dm3mr30349218pbc.110.1366603695708; Sun, 21 Apr 2013 21:08:15 -0700 (PDT) Received: from linaro.sisodomain.com ([115.113.119.130]) by mx.google.com with ESMTPS id to7sm25288543pab.0.2013.04.21.21.08.12 (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sun, 21 Apr 2013 21:08:15 -0700 (PDT) From: Sachin Kamat To: linux-samsung-soc@vger.kernel.org Cc: kgene.kim@samsung.com, sachin.kamat@linaro.org, patches@linaro.org, Thomas Abraham , Mike Turquette Subject: [PATCH v2] clk: exynos4: Add clock entries for TMU Date: Mon, 22 Apr 2013 09:25:46 +0530 Message-Id: <1366602946-8264-1-git-send-email-sachin.kamat@linaro.org> X-Mailer: git-send-email 1.7.9.5 X-Gm-Message-State: ALoCoQkFPfBLdyyialgJvAfrYEJWIEhQi8B1Se8ZXeDwldIPIb5yfp8uEKRF6EkFTOtw/S0NcLcs X-Original-Sender: sachin.kamat@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 2607:f8b0:400c:c02::229 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Added clock entries for thermal management unit (TMU) for Exynos4 SoCs. Signed-off-by: Sachin Kamat Cc: Thomas Abraham Cc: Mike Turquette --- Should be applied on top of the below patches: https://patchwork.kernel.org/patch/2448711/ https://patchwork.kernel.org/patch/2459831/ Changes since v1: Changed clock name 'tmu' to 'tmu_apbif' as per the SoC user manual. --- .../devicetree/bindings/clock/exynos4-clock.txt | 1 + drivers/clk/samsung/clk-exynos4.c | 4 +++- 2 files changed, 4 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/exynos4-clock.txt b/Documentation/devicetree/bindings/clock/exynos4-clock.txt index 14d5c2a..8fc1151 100644 --- a/Documentation/devicetree/bindings/clock/exynos4-clock.txt +++ b/Documentation/devicetree/bindings/clock/exynos4-clock.txt @@ -236,6 +236,7 @@ Exynos4 SoC and this is specified where applicable. spi0_isp_sclk 380 Exynos4x12 spi1_isp_sclk 381 Exynos4x12 uart_isp_sclk 382 Exynos4x12 + tmu_apbif 383 [Mux Clocks] diff --git a/drivers/clk/samsung/clk-exynos4.c b/drivers/clk/samsung/clk-exynos4.c index 09cf161..0be7d05 100644 --- a/drivers/clk/samsung/clk-exynos4.c +++ b/drivers/clk/samsung/clk-exynos4.c @@ -170,7 +170,7 @@ enum exynos4_clks { gicisp, smmu_isp, smmu_drc, smmu_fd, smmu_lite0, smmu_lite1, mcuctl_isp, mpwm_isp, i2c0_isp, i2c1_isp, mtcadc_isp, pwm_isp, wdt_isp, uart_isp, asyncaxim, smmu_ispcx, spi0_isp, spi1_isp, pwm_isp_sclk, spi0_isp_sclk, - spi1_isp_sclk, uart_isp_sclk, + spi1_isp_sclk, uart_isp_sclk, tmu_apbif, /* mux clocks */ mout_fimc0 = 384, mout_fimc1, mout_fimc2, mout_fimc3, mout_cam0, @@ -815,6 +815,7 @@ static struct samsung_gate_clock exynos4210_gate_clks[] __initdata = { GATE_A(keyif, "keyif", "aclk100", E4210_GATE_IP_PERIR, 16, 0, 0, "keypad"), GATE_DA(sclk_fimd1, "exynos4-fb.1", "sclk_fimd1", "div_fimd1", E4210_SRC_MASK_LCD1, 0, CLK_SET_RATE_PARENT, 0, "sclk_fimd"), + GATE(tmu_apbif, "tmu_apbif", "aclk100", E4210_GATE_IP_PERIR, 17, 0, 0), }; /* list of gate clocks supported in exynos4x12 soc */ @@ -915,6 +916,7 @@ static struct samsung_gate_clock exynos4x12_gate_clks[] __initdata = { GATE(spi1_isp, "spi1_isp", "aclk200", E4X12_GATE_ISP1, 13, CLK_IGNORE_UNUSED, 0), GATE(g2d, "g2d", "aclk200", GATE_IP_DMC, 23, 0, 0), + GATE(tmu_apbif, "tmu_apbif", "aclk100", E4X12_GATE_IP_PERIR, 17, 0, 0), }; #ifdef CONFIG_OF