From patchwork Mon Apr 8 06:14:17 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sachin Kamat X-Patchwork-Id: 15964 Return-Path: X-Original-To: linaro@staging.patches.linaro.org Delivered-To: linaro@staging.patches.linaro.org Received: from mail-yh0-f70.google.com (mail-yh0-f70.google.com [209.85.213.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 9C37627752 for ; Mon, 8 Apr 2013 06:26:39 +0000 (UTC) Received: by mail-yh0-f70.google.com with SMTP id w68sf1985075yhw.5 for ; Sun, 07 Apr 2013 23:26:25 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20120113; h=x-received:mime-version:x-beenthere:x-received:received-spf :x-received:x-forwarded-to:x-forwarded-for:delivered-to:x-received :received-spf:x-received:from:to:cc:subject:date:message-id:x-mailer :in-reply-to:references:x-gm-message-state:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-google-group-id:list-post:list-help:list-archive:list-unsubscribe; bh=S0+tGEZ3vENWA/HoB+LcvkH1nrAlejojBRQyIHEZ9oc=; b=WUhnYDP8XVJdUYaRYzvM5GuMWTqal9LZc+hS0o4SVVmJxHcrFMQKFXVnJbQ4gurhJc 0ysSIBJl7eWvByr7LY0b/fBHfHqLn7G9N9pGFtyTtqacWbj0/Fh9FqJU1Yng1SEM5ypC HFSj5Vs1sMt6HvQD725vD1zcfIPFfE2sPo6OdcrAzoZ9GKjNuHR9jqAbQdmkW1gUmF+q 6W5JDXJyL1AdhYlPraKMvbzx3h++ZIwAdGJl/Z8ME0xslJARtfRyeIlK6SqnAUmrQxzI OshdV71oT+nHjrvjDJwjOcy6lnra6Wb2GWe/nN7z/vluGjJ+UegSYu/14yhGK0fGk3Jz +ZXg== X-Received: by 10.224.219.146 with SMTP id hu18mr5243495qab.3.1365402385501; Sun, 07 Apr 2013 23:26:25 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.49.24.230 with SMTP id x6ls2821831qef.31.gmail; Sun, 07 Apr 2013 23:26:25 -0700 (PDT) X-Received: by 10.58.15.232 with SMTP id a8mr4417034ved.27.1365402385437; Sun, 07 Apr 2013 23:26:25 -0700 (PDT) Received: from mail-vc0-f179.google.com (mail-vc0-f179.google.com [209.85.220.179]) by mx.google.com with ESMTPS id ij9si7206445vdb.56.2013.04.07.23.26.25 (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sun, 07 Apr 2013 23:26:25 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.220.179 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.179; Received: by mail-vc0-f179.google.com with SMTP id gf12so4702835vcb.10 for ; Sun, 07 Apr 2013 23:26:25 -0700 (PDT) X-Received: by 10.58.168.208 with SMTP id zy16mr14924839veb.3.1365402385277; Sun, 07 Apr 2013 23:26:25 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.58.85.136 with SMTP id h8csp4833vez; Sun, 7 Apr 2013 23:26:24 -0700 (PDT) X-Received: by 10.66.162.201 with SMTP id yc9mr34347550pab.170.1365402384384; Sun, 07 Apr 2013 23:26:24 -0700 (PDT) Received: from mail-pa0-f48.google.com (mail-pa0-f48.google.com [209.85.220.48]) by mx.google.com with ESMTPS id lp7si27868500pab.169.2013.04.07.23.26.24 (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sun, 07 Apr 2013 23:26:24 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.220.48 is neither permitted nor denied by best guess record for domain of sachin.kamat@linaro.org) client-ip=209.85.220.48; Received: by mail-pa0-f48.google.com with SMTP id lj1so3090957pab.21 for ; Sun, 07 Apr 2013 23:26:23 -0700 (PDT) X-Received: by 10.67.3.39 with SMTP id bt7mr33869428pad.161.1365402383599; Sun, 07 Apr 2013 23:26:23 -0700 (PDT) Received: from linaro.sisodomain.com ([115.113.119.130]) by mx.google.com with ESMTPS id ky10sm36682404pab.23.2013.04.07.23.26.20 (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sun, 07 Apr 2013 23:26:23 -0700 (PDT) From: Sachin Kamat To: linux-samsung-soc@vger.kernel.org, devicetree-discuss@lists.ozlabs.org Cc: kgene.kim@samsung.com, rob.herring@calxeda.com, s.nawrocki@samsung.com, sachin.kamat@linaro.org, patches@linaro.org Subject: [PATCH v2 2/2] ARM: dts: Update MFC documentation for clock entries Date: Mon, 8 Apr 2013 11:44:17 +0530 Message-Id: <1365401657-5428-2-git-send-email-sachin.kamat@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1365401657-5428-1-git-send-email-sachin.kamat@linaro.org> References: <1365401657-5428-1-git-send-email-sachin.kamat@linaro.org> X-Gm-Message-State: ALoCoQlgD+2icHHmfrP8v8PJobHxqB3zYk6nejyu2CLm0ya7o/XE74VFOFadChbnqG1NazmH3Khl X-Original-Sender: sachin.kamat@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.179 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Added clock entry definitions to MFC bindings document. Signed-off-by: Sachin Kamat Reviewed-by: Sylwester Nawrocki --- Changes since v1: Updated "clock-names" description as suggested by Sylwester Nawrocki --- .../devicetree/bindings/media/s5p-mfc.txt | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/media/s5p-mfc.txt b/Documentation/devicetree/bindings/media/s5p-mfc.txt index bf0182d..df37b02 100644 --- a/Documentation/devicetree/bindings/media/s5p-mfc.txt +++ b/Documentation/devicetree/bindings/media/s5p-mfc.txt @@ -15,6 +15,9 @@ Required properties: mapped region. - interrupts : MFC interrupt number to the CPU. + - clocks : from common clock binding: handle to mfc clocks. + - clock-names : from common clock binding: must contain "sclk_mfc" and "mfc", + corresponding to entries in the clocks property. - samsung,mfc-r : Base address of the first memory bank used by MFC for DMA contiguous memory allocation and its size. @@ -34,6 +37,8 @@ mfc: codec@13400000 { reg = <0x13400000 0x10000>; interrupts = <0 94 0>; samsung,power-domain = <&pd_mfc>; + clocks = <&clock 170>, <&clock 273>; + clock-names = "sclk_mfc", "mfc"; }; Board specific DT entry: