From patchwork Mon Apr 29 13:02:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Andr=C3=A9_Draszik?= X-Patchwork-Id: 793232 Received: from mail-ej1-f48.google.com (mail-ej1-f48.google.com [209.85.218.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C32F86F072 for ; Mon, 29 Apr 2024 13:02:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714395753; cv=none; b=GlqSdw1mHGs+LHq5Yc3dqfgcEKbzdRK16C6KAvmV2J5mu+Cqr6+Wy7m3Qn4uucFffP1EYBMIhFfpU3BVnWUOwa4c0Ujthi6hwkn/xv9lQyRQjce+OQp4ajijKgDmykUA3cIxvVT7tw9DlL4KVM6n5JKxIJzwFqIONNOSH5QpvN4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714395753; c=relaxed/simple; bh=vZpR7m7Frapq/eUfEPgB6QGB4p1PqtXPlfS7j+Aqdqk=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=NNr6wuNzDqPIvn/IKjWBETj3VJnB1uFmXGBjy6e2MfwHpHKNfca++LbH1cMzstcgMp90hW3OEsIi0+C8DV6uM57uG/1YNJLr/W4ykO1k3jyuywbrAGDEFUz6YrvwiqQwqua4eZVB8zkfYqyL0UdYwZlSvpfeDcmCndiqxZzfi1I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=KdITw+wm; arc=none smtp.client-ip=209.85.218.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="KdITw+wm" Received: by mail-ej1-f48.google.com with SMTP id a640c23a62f3a-a58872c07d8so966858966b.0 for ; Mon, 29 Apr 2024 06:02:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1714395750; x=1715000550; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=Ogo3L1JklJSYYhpVNqxf6VY7w+66Me1qoHniLda2rEU=; b=KdITw+wmF2FLuEFvaDJ5wPkkt7P2B/up+Dm3O5qjibIG345nNH/VWNMlf1okIC9QQw Sylsp84z/SCMO2cEy0f3y3FTBIFA5YXz/eLHwc6YvMu6BAES2ikv+xdTC/fwFpoqMrr6 rpySdLE05pmpXZn7pQQvHOHHqhCrMepeQTkdwmKVQVwrme52BKEMmXX1dWeNt2ERWhyv OPue1ElUk80kVQwtPx/Voyc/K3woKwfbQiDv7DkWvgYUnWxn/S4ivFwsxQRyh/1xe29l QguQGhA2yZnAK62ueP0nLcVL0rtEz89SXr4+5oQJ6kLhEbF1eSi21vJC1IUQywG46BMO lY9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1714395750; x=1715000550; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Ogo3L1JklJSYYhpVNqxf6VY7w+66Me1qoHniLda2rEU=; b=DNiFT1Nqo8qz1iLijrEdPoaDMIkCJRpYPhEX/fhepgBG1rfdyRzOMGswR/c03F5gd1 Lvo74Vhh3JdRTMEh3chb91PJu1nZrbJG4KCFoyzdSOKQJcHW/W/sWFcs0OfSeM2q4kT1 KS3GMNhm3rASK5s+3hPZbXpw3oPVsv8ov1yGeQ5iBlsTDzH+Y34LF4Qm+1PHdKM3Vbv/ Okxtv+TxXuaC9ZnKfUcDt5fh/fkToUZA4XLShD6aKs6mpefWt5YdjpBK6fcjYWtxzWWD e4TiqsR5kfeSPSkSCROffwkYdaZS8Cec9sH/c6U9M2cvoOA/4t3hgyM+Rs7JerWt9i8F qfxw== X-Forwarded-Encrypted: i=1; AJvYcCX2joVo59jdkPB/hqCPSXfiNlISmlBV3IO6rg+j7CyM631pEgP2H2BPiOD4K+clIIl/1ZXpCMjW7miSUMqpsqDBrfTSid5i6ejInG0eLTBj7bQ= X-Gm-Message-State: AOJu0YzOuk05TXGb3C3BrbSuqKCFn2nRTxJcSFXOEtlFTk9jeZnWnoKS DbtG/IDR5s+3PuJPntqjqHnEfnLLaJWoVGiCEz0QFBwm2lqSQ/6IWVi1iMGOTls= X-Google-Smtp-Source: AGHT+IGHhf12WYBtN3Oqqbi5rMXCmEiK5wGhireFLP3cm7o9zO82fZWwtzHKExEGBj0AxAdjElja8Q== X-Received: by 2002:a17:906:4815:b0:a51:abd8:8621 with SMTP id w21-20020a170906481500b00a51abd88621mr6553751ejq.19.1714395750052; Mon, 29 Apr 2024 06:02:30 -0700 (PDT) Received: from puffmais.c.googlers.com (8.239.204.35.bc.googleusercontent.com. [35.204.239.8]) by smtp.gmail.com with ESMTPSA id dk21-20020a170907941500b00a55aee4bf74sm9976074ejc.79.2024.04.29.06.02.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Apr 2024 06:02:29 -0700 (PDT) From: =?utf-8?q?Andr=C3=A9_Draszik?= Subject: [PATCH v3 0/3] HSI2 support for Google Tensor gs101 Date: Mon, 29 Apr 2024 14:02:16 +0100 Message-Id: <20240429-hsi0-gs101-v3-0-f233be0a2455@linaro.org> Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-B4-Tracking: v=1; b=H4sIAFiaL2YC/23MQQqDMBCF4avIrJuSTNRIV71H6WI0UQeKKUkJL eLdm7iq0OV78P0rRBfYRbhUKwSXOLJf8tCnCoaZlskJtnkDSqxljVrMkaWYopJKEBnT6Vb1IxF k8Axu5Pceu93znjm+fPjs7aTK+zeTlJACB21t38jBoLw+eKHgzz5MUDoJf217sFisaoylrm+10 we7bdsX8bKcUOEAAAA= To: Peter Griffin , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi Cc: Tudor Ambarus , Will McVicker , kernel-team@android.com, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, =?utf-8?q?Andr=C3=A9_Draszik?= X-Mailer: b4 0.12.4 This patch series enables the HSI2 (high speed interfaces) for gs101: - HSI2 feeds PCIe and UFS The parts added here have been verified to work OK without the clk_ignore_unused kernel command line option. Signed-off-by: André Draszik --- Changes in v3: - Drop HSI0-related changes as already applied - s/ufs_embd/ufs and s/mmc_card/mmc (Tudor, Krzysztof) - collect tags - drop my own R-b tag, due to SoB - Link to v2: https://lore.kernel.org/r/20240426-hsi0-gs101-v2-0-2157da8b63e3@linaro.org Changes in v2: - My v1 just contained HSI0, but due due to changing similar areas in the code, I've also added Peter's HSI2 clock patches from https://lore.kernel.org/all/20240423205006.1785138-1-peter.griffin@linaro.org to this series so as to preempt any merge conflicts. Namely: * hsi2 bindings * hsi2 DT * hsi2 cmu clock driver - drop patch 'dt-bindings: clock: google,gs101-clock: add HSI0 clock management unit' as already applied - cometic updates to patch 4: 'clk: samsung: gs101: add support for cmu_hsi0' (macro name, a whitespace, subject line) - Link to v1: https://lore.kernel.org/r/20240423-hsi0-gs101-v1-0-2c3ddb50c720@linaro.org --- Peter Griffin (3): dt-bindings: clock: google,gs101-clock: add HSI2 clock management unit arm64: dts: exynos: gs101: enable cmu-hsi2 clock controller clk: samsung: gs101: add support for cmu_hsi2 .../bindings/clock/google,gs101-clock.yaml | 26 ++ arch/arm64/boot/dts/exynos/google/gs101.dtsi | 12 + drivers/clk/samsung/clk-gs101.c | 507 +++++++++++++++++++++ include/dt-bindings/clock/google,gs101.h | 62 +++ 4 files changed, 607 insertions(+) --- base-commit: b0a2c79c6f3590b74742cbbc76687014d47972d8 change-id: 20240423-hsi0-gs101-aa778361bfaa Best regards,