From patchwork Fri Jul 8 12:11:54 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bryan O'Donoghue X-Patchwork-Id: 589706 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 14058C433EF for ; Fri, 8 Jul 2022 12:12:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238112AbiGHMMD (ORCPT ); Fri, 8 Jul 2022 08:12:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39892 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237955AbiGHMMC (ORCPT ); Fri, 8 Jul 2022 08:12:02 -0400 Received: from mail-wr1-x42a.google.com (mail-wr1-x42a.google.com [IPv6:2a00:1450:4864:20::42a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4D8609CE32 for ; Fri, 8 Jul 2022 05:12:01 -0700 (PDT) Received: by mail-wr1-x42a.google.com with SMTP id s1so30281631wra.9 for ; Fri, 08 Jul 2022 05:12:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Gg24pBkx9uxXH81vY9HTkL7j8WN9zHUs35lE66OFcP8=; b=Ih0hTP9rMPn+jVmm6pKrQ0rtSfpovEF7rxq/fRMgP2xXhTMMmYKCsnUcJbTMCkLAZ7 dbBAhO51ANLQ/YJTPZGceJzfKvQlolu9r+mvfrQh22a3lTAAgoIQ1c2RAXXGzBS0dUFc ch6aJpNtDLgb7jUJk2KEmwnUQjap8Dgolwl79jierOho5ZKvHs/ZIM8ueRSRqWuEc2to 8fw5W2oaaQnQ0njyajtnLnoktMptVH0qXxli5ULJ4dfRGKNm7P3vnbju8bwk6l+33QjO epWD+37IANDT7T/B2Q6GADqqM1On3+gxPi2iF22w5YLR173RZfY7Fn5EGhfaa2UA34Cs sZKA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Gg24pBkx9uxXH81vY9HTkL7j8WN9zHUs35lE66OFcP8=; b=RqGPVD7lJ60Xx0jTMg3ZB5rMoXZrp4RBqJjbqp/SyTjhr+Rw9sHp7YJqvJV34DOkEU 9ev979WOxch+31T+5PIWQ3wcV4Ojn02ODK9ZEtr/xFOXMJ2l7ftmg61N+fC9/+2AYgcf e97R0rsEXmMl9X13rNBWF6hhpeGSx97ouMXy4zm0puN4Gf1UDG/UmWEqxuEfQYYIcuSw PDqx36IReP8UJeSOjsH5UpTOR/t+MW/zyyPUHTkxnEXYY0xplFyKdRInz0QYQapxQXWi cXPWvrUH39XN4rW9G+YZWyMLO1b4K5h4vLMH+O8CUZ0wDoMbabo/011YjVlcdU8Pz3Oe Sv7Q== X-Gm-Message-State: AJIora+M1jXDAihI6lYrgbkHPl5SPTsTHJMAmcCLTFrtt6A2jNs3IeRz uGuq/b8pNk3XIGe5yMWdq45WTw== X-Google-Smtp-Source: AGRyM1tkypSoyIzyfVjjSr0ZQtIcf6Lp8Yn3JMLEHIqTxyuMqDgYDsR68IAZOCvbGW+lpGTo6C+ANw== X-Received: by 2002:a5d:6048:0:b0:21d:68e5:7cf0 with SMTP id j8-20020a5d6048000000b0021d68e57cf0mr3115494wrt.678.1657282319860; Fri, 08 Jul 2022 05:11:59 -0700 (PDT) Received: from sagittarius-a.chello.ie (188-141-3-169.dynamic.upc.ie. [188.141.3.169]) by smtp.gmail.com with ESMTPSA id l3-20020a05600c1d0300b003a03ae64f57sm2030549wms.8.2022.07.08.05.11.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 Jul 2022 05:11:59 -0700 (PDT) From: Bryan O'Donoghue To: ilia.lin@kernel.org, agross@kernel.org, rafael@kernel.org, viresh.kumar@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, stephan@gerhold.net Cc: linux-pm@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, bryan.odonoghue@linaro.org Subject: [PATCH v3 1/3] dt-bindings: opp: opp-v2-kryo-cpu: Fix example binding checks Date: Fri, 8 Jul 2022 13:11:54 +0100 Message-Id: <20220708121156.2165250-2-bryan.odonoghue@linaro.org> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220708121156.2165250-1-bryan.odonoghue@linaro.org> References: <20220708121156.2165250-1-bryan.odonoghue@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org Adding missing compat entries to the cpufreq node Documentation/devicetree/bindings/cpufreq/qcom-cpufreq-nvmem.yaml shows up a dt_binding_check in this file. opp-v2-kryo-cpu.example.dtb: /: cpus:cpu@0: 'power-domains' is a required property opp-v2-kryo-cpu.example.dtb: /: cpus:cpu@0: 'power-domain-names' is a required property opp-v2-kryo-cpu.example.dtb: /: opp-table-0:opp-307200000: 'required-opps' is a required property Fixes: ec24d1d55469 ("dt-bindings: opp: Convert qcom-nvmem-cpufreq to DT schema") Signed-off-by: Bryan O'Donoghue Acked-by: Krzysztof Kozlowski --- .../devicetree/bindings/opp/opp-v2-kryo-cpu.yaml | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/Documentation/devicetree/bindings/opp/opp-v2-kryo-cpu.yaml b/Documentation/devicetree/bindings/opp/opp-v2-kryo-cpu.yaml index 30f7b596d609b..59663e897dae9 100644 --- a/Documentation/devicetree/bindings/opp/opp-v2-kryo-cpu.yaml +++ b/Documentation/devicetree/bindings/opp/opp-v2-kryo-cpu.yaml @@ -98,6 +98,8 @@ examples: capacity-dmips-mhz = <1024>; clocks = <&kryocc 0>; operating-points-v2 = <&cluster0_opp>; + power-domains = <&cpr>; + power-domain-names = "cpr"; #cooling-cells = <2>; next-level-cache = <&L2_0>; L2_0: l2-cache { @@ -115,6 +117,8 @@ examples: capacity-dmips-mhz = <1024>; clocks = <&kryocc 0>; operating-points-v2 = <&cluster0_opp>; + power-domains = <&cpr>; + power-domain-names = "cpr"; #cooling-cells = <2>; next-level-cache = <&L2_0>; }; @@ -128,6 +132,8 @@ examples: capacity-dmips-mhz = <1024>; clocks = <&kryocc 1>; operating-points-v2 = <&cluster1_opp>; + power-domains = <&cpr>; + power-domain-names = "cpr"; #cooling-cells = <2>; next-level-cache = <&L2_1>; L2_1: l2-cache { @@ -145,6 +151,8 @@ examples: capacity-dmips-mhz = <1024>; clocks = <&kryocc 1>; operating-points-v2 = <&cluster1_opp>; + power-domains = <&cpr>; + power-domain-names = "cpr"; #cooling-cells = <2>; next-level-cache = <&L2_1>; }; @@ -182,18 +190,21 @@ examples: opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; + required-opps = <&cpr_opp1>; }; opp-1401600000 { opp-hz = /bits/ 64 <1401600000>; opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x5>; clock-latency-ns = <200000>; + required-opps = <&cpr_opp2>; }; opp-1593600000 { opp-hz = /bits/ 64 <1593600000>; opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x1>; clock-latency-ns = <200000>; + required-opps = <&cpr_opp3>; }; }; @@ -207,24 +218,28 @@ examples: opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; + required-opps = <&cpr_opp1>; }; opp-1804800000 { opp-hz = /bits/ 64 <1804800000>; opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x6>; clock-latency-ns = <200000>; + required-opps = <&cpr_opp4>; }; opp-1900800000 { opp-hz = /bits/ 64 <1900800000>; opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x4>; clock-latency-ns = <200000>; + required-opps = <&cpr_opp5>; }; opp-2150400000 { opp-hz = /bits/ 64 <2150400000>; opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x1>; clock-latency-ns = <200000>; + required-opps = <&cpr_opp6>; }; };