From patchwork Mon Aug 9 19:16:05 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thara Gopinath X-Patchwork-Id: 493900 Delivered-To: patch@linaro.org Received: by 2002:a05:6638:396:0:0:0:0 with SMTP id y22csp3208125jap; Mon, 9 Aug 2021 12:16:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwLj1SoxSvpQ+CmVKvqW+J5ksx6A0/5tQ8PNQikkb3NtISzC1BBTAejkHOUuGpupJbswD8y X-Received: by 2002:a17:906:184e:: with SMTP id w14mr23825324eje.526.1628536589074; Mon, 09 Aug 2021 12:16:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628536589; cv=none; d=google.com; s=arc-20160816; b=IxuIKoNVXdvEH3KHclOhhpIj0crIsPDIvTWa2ZY0qqjGJaBX6tjRW7HPuwpWiRuvOT dg5b6axg8OzfDtmbKmmTW8amwIS6GEQhMYsi3a/ZgdUdtqfv/yc+pK9PfVAcCD04fz9S 1p0qNfoA3tYLzdoqUMv3cW/znY4RpzWtTN3fzFlQbzphftH5VN1CTUtzLOnFI0K5I3qf TLd2ZFjnxsWx9StPgRoOlDtBhC6xxY5mgYKJ33XxnRHTSfUp9iVQDbpx3l9htRhHZ3nZ yJrnZzV23Lbhs1RsS0iAUpp0Yq7x/QczYsOCy6gTQIwRP3r3VK+rsgelJdjqJkwRxhEv zdfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=0GY9KQcjEymb02nsjXZD/KTbbQ/O1w3OkJI+xrCTdDs=; b=RVLuWpfBJUaAafuMZ1ipF+FGk9o1rCPGmfGu5uu5xk6oShd/s7eFZHW0DdC9IgXjDu bm6IvXpcovtT7Z/LiZyhE1dCGCf+9Cal+eHj+YLDH9cNZpuXQq273zuB/A50Y4CZhXdO PQ6Z4sm+CgPDvZ3wQiGHPWXwM/DrlHcQqydm3xKXVU+9EKCNffaQNyW7EiLLhOeKihgt vGTpqOcIJbWJWU9ZcFtcyrZ6JoTC4a1yr+xDdlVGsj8byOU05zADoF2fYXPPEyraGMPg wGhls/ZgOTZ9HH5k04IyOPLxr7d6dSnJrDDVk93ryECwE6aqAmtfAezoQ8RYC0sy273m OORg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Li2v0KU+; spf=pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z16si18629302eja.398.2021.08.09.12.16.28; Mon, 09 Aug 2021 12:16:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Li2v0KU+; spf=pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236125AbhHITQr (ORCPT + 7 others); Mon, 9 Aug 2021 15:16:47 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54908 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236071AbhHITQi (ORCPT ); Mon, 9 Aug 2021 15:16:38 -0400 Received: from mail-qt1-x833.google.com (mail-qt1-x833.google.com [IPv6:2607:f8b0:4864:20::833]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 75803C061382 for ; Mon, 9 Aug 2021 12:16:14 -0700 (PDT) Received: by mail-qt1-x833.google.com with SMTP id a12so13443331qtb.2 for ; Mon, 09 Aug 2021 12:16:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=0GY9KQcjEymb02nsjXZD/KTbbQ/O1w3OkJI+xrCTdDs=; b=Li2v0KU+Gu03jnQGQqlZeFPG7cOqI/ohK8tZGLnWnG46FYirUfxz7sTqSHS4EkfW49 L0bodG6eiqT5+GuJTn6H93rOeCw9Iw57rFfSVycCAatbtg6u70+zaaf+rdqanCxhiv+V H55WRZm2LDitH+/pwqQfjybHXtjNZ4joFIj3kZWdLt5fN+3l2WjntZ212VPJfxeh6ZGh H39O1zfVwfG7LEuv3bH7pKSd4wSashsnLyyuyOwbdZ7zJODduH7K8aqnF3uV1NJ8kYeu tnEQy81v8UIMlk6Hrs9XOACZlCneyl5pGGivlF/EV331r22OwuwxU0QOwt34ylfKmfsO flbA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=0GY9KQcjEymb02nsjXZD/KTbbQ/O1w3OkJI+xrCTdDs=; b=DeFfdlaQxpEbO6/BssDDOtycZdpVtRRA5zIZLF0ju02qUmBvFzl3BeiPUDqEU4VJ5d 44rrAXr1T/A/aSJ8Bd/OJ8M/7USnQ+pGJNtd+JqFYTzVa3l6/NbK7m5ip3nDpWuo8UTR gpMjbqCowhZ/AMu6urf5SAU4z8xhS8WsHdVQqj3sHaygv5ueLp3W3xMBErZrdXHYlxcO zo1+jqAVoGiUXcg7SMuHwwl6lfvyD8TElzZLWOgaCgkr8ZP+Al4EWDlUgZR+88euqHE+ WrGztfMF3Sibl/Xhb2Avfr6hujFvtVBSn0Id0LI+iyZueriPB+8JNpA4ELAY0fA8DX3I rzyA== X-Gm-Message-State: AOAM532brKEVH+IqLBdz7wTWxYYKwF2Q0klfK5bOFmTuOUb7u5MHTFqx rvZhHuzCnCE7cozWLVnNSxYp2Q== X-Received: by 2002:ac8:43cb:: with SMTP id w11mr17984815qtn.224.1628536573626; Mon, 09 Aug 2021 12:16:13 -0700 (PDT) Received: from pop-os.fios-router.home (pool-71-163-245-5.washdc.fios.verizon.net. [71.163.245.5]) by smtp.googlemail.com with ESMTPSA id n14sm7303398qti.47.2021.08.09.12.16.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Aug 2021 12:16:13 -0700 (PDT) From: Thara Gopinath To: agross@kernel.org, bjorn.andersson@linaro.org, rui.zhang@intel.com, daniel.lezcano@linaro.org, viresh.kumar@linaro.org, rjw@rjwysocki.net, robh+dt@kernel.org Cc: steev@kali.org, tdas@codeaurora.org, mka@chromium.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [Patch v5 6/6] dt-bindings: thermal: Add dt binding for QCOM LMh Date: Mon, 9 Aug 2021 15:16:05 -0400 Message-Id: <20210809191605.3742979-8-thara.gopinath@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210809191605.3742979-1-thara.gopinath@linaro.org> References: <20210809191605.3742979-1-thara.gopinath@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org Add dt binding documentation to describe Qualcomm Limits Management Hardware node. Signed-off-by: Thara Gopinath --- v4->v5: - Renam v3->v4: - Changed dt property qcom,lmh-cpu-id to qcom,lmh-cpu and made it a phandle pointing to the cpu node instead of a number as per Rob Herring's review comments. - Added suffix -millicelsius to all temperature properties as per Rob Herring's review comments. - Dropped unnecessary #includes in the example as pointed out by Bjorn. - Other minor fixes. .../devicetree/bindings/thermal/qcom-lmh.yaml | 82 +++++++++++++++++++ 1 file changed, 82 insertions(+) create mode 100644 Documentation/devicetree/bindings/thermal/qcom-lmh.yaml -- 2.25.1 diff --git a/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml b/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml new file mode 100644 index 000000000000..289e9a845600 --- /dev/null +++ b/Documentation/devicetree/bindings/thermal/qcom-lmh.yaml @@ -0,0 +1,82 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright 2021 Linaro Ltd. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/thermal/qcom-lmh.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Limits Management Hardware(LMh) + +maintainers: + - Thara Gopinath + +description: + Limits Management Hardware(LMh) is a hardware infrastructure on some + Qualcomm SoCs that can enforce temperature and current limits as + programmed by software for certain IPs like CPU. + +properties: + compatible: + enum: + - qcom,sdm845-lmh + + reg: + items: + - description: core registers + + interrupts: + maxItems: 1 + + '#interrupt-cells': + const: 1 + + interrupt-controller: true + + cpus: + description: + phandle of the first cpu in the LMh cluster + $ref: /schemas/types.yaml#/definitions/phandle + + qcom,lmh-temp-arm-millicelsius: + description: + An integer expressing temperature threshold at which the LMh thermal + FSM is engaged. + + qcom,lmh-temp-low-millicelsius: + description: + An integer expressing temperature threshold at which the state machine + will attempt to remove frequency throttling. + + qcom,lmh-temp-high-millicelsius: + description: + An integer expressing temperature threshold at which the state machine + will attempt to throttle the frequency. + +required: + - compatible + - reg + - interrupts + - '#interrupt-cells' + - interrupt-controller + - cpus + - qcom,lmh-temp-arm-millicelsius + - qcom,lmh-temp-low-millicelsius + - qcom,lmh-temp-high-millicelsius + +additionalProperties: false + +examples: + - | + #include + + lmh@17d70800 { + compatible = "qcom,sdm845-lmh"; + reg = <0x17d70800 0x400>; + interrupts = ; + cpus = <&CPU4>; + qcom,lmh-temp-arm-millicelsius = <65000>; + qcom,lmh-temp-low-millicelsius = <94500>; + qcom,lmh-temp-high-millicelsius = <95000>; + interrupt-controller; + #interrupt-cells = <1>; + };