From patchwork Fri Feb 5 00:01:17 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 376448 Delivered-To: patch@linaro.org Received: by 2002:a02:b18a:0:0:0:0:0 with SMTP id t10csp1729827jah; Thu, 4 Feb 2021 16:02:11 -0800 (PST) X-Google-Smtp-Source: ABdhPJw0tdzZ+x3aDWWlUG562knRQT2lCpFrR/VjXK8xhzbadP2XiJQmylrl1hAm+1pMxx6QJ8Gs X-Received: by 2002:a50:bf42:: with SMTP id g2mr995925edk.101.1612483331129; Thu, 04 Feb 2021 16:02:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612483331; cv=none; d=google.com; s=arc-20160816; b=ff6HlqlDHeSNfw7igf4uhuFvjwMgwOFeS3vl3Q8XLhMWe3qeSI8XWWdcaNPp9c5uSW 905QrMRh+705Vux7nQHJqqvk2kwzUsCNsAVHYF+ruoTOn2OkpW28QtadupXn1RzkAKK6 5oGN2x9YjStUEdpUxU+z6+/sdbj2uYaLGXyT2JZr+H5x/cVmUPJDd8p7O9cI0qXL1OLf +7+SINQfnKQTCbtbVBL5ybKr8NN7XK2rI7hZtK8RnlfULK2fT5PrtjuS/vFa04IXNQIr jDxHzd6kwGvMAskXCK/OW+9DZnYs8E4/dzMk9hYP+v6tC6pB2JgktqVrCl0SpMAh/yLM /cMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=sDtJL1PbqVWXnwq2JOyelcfSEkHlszqUyvF72mpd46U=; b=sLfFS2NQNiTIuRPMrh6Ji8TjWyheNACALu0pjvbDOb+rXlQGq2jHjzrhhm1N16j5f8 1m8Fv7WO9ZUEjjxMatYsOWFFK3+sRJhU7jQP1lb+7TnYpkUdcrE8oPgCDQLEupgQD04s uGo2SeQ+Y5dgpI2G6PVahaxiY/vhXY3OpA8/72tsKyaoNnLYu5v5cwh4IzNWpUQCTpXt kNVyW3nnDrPKLZO4AeC3phGA2jzvjmjOvmPoq02H4ktzyMQdmxqb77oOzWxYlWz8u0ZO /4Z/14ASihzSLrDCSZA72ms3ZyTLT8RscNJrRLfCzF2s0HvN6P1Eg8znNsCTYUbPHUfp pipA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Oy4nZ8g1; spf=pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q8si4373902edg.566.2021.02.04.16.02.09; Thu, 04 Feb 2021 16:02:11 -0800 (PST) Received-SPF: pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Oy4nZ8g1; spf=pass (google.com: domain of linux-pm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231239AbhBEACH (ORCPT + 7 others); Thu, 4 Feb 2021 19:02:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36554 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231509AbhBEACG (ORCPT ); Thu, 4 Feb 2021 19:02:06 -0500 Received: from mail-lj1-x230.google.com (mail-lj1-x230.google.com [IPv6:2a00:1450:4864:20::230]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AB60FC06178C for ; Thu, 4 Feb 2021 16:01:25 -0800 (PST) Received: by mail-lj1-x230.google.com with SMTP id a25so5675579ljn.0 for ; Thu, 04 Feb 2021 16:01:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=sDtJL1PbqVWXnwq2JOyelcfSEkHlszqUyvF72mpd46U=; b=Oy4nZ8g1rvn9CReQXZZfkStcbq5+BQilkjEo5UujwYK+G2yUjxRZ7A1YFuludtHC8c URHS86E4K+yhXz6LB9br6+hptD7HW5YdH9AAwsRAGlF+qGZIopEwqEsOg+INypH1UQAR y4l3fJhEqYU0G6jahhkMScRO+gx47is0Yss4qcAa/RU89kKqvrgtys92sJqxcpODlGi6 itCn+H9n/73UGz9ZWuAhvM1AeQuMkV+fLQVneGajZOxnTWnbyArQ4LVUjXCUvvMvZ4dn 9a/+G4AoaNFwfDT4jfqcgZoZ5PLcPJE+kWXZ2toqhheYGst6Z3O+ORo2Hq/dr/ya7oMa P1dg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=sDtJL1PbqVWXnwq2JOyelcfSEkHlszqUyvF72mpd46U=; b=GbB0BSB8wEILGnolijzKF9S4ROtjAnEBZheta4rfcI74Sg8WHkUjMwmL0SxPuin/EA 0xEOMWTRI41rhs23SqftFW7de0rJIftS4no5eN/8Kj9MN0DbyIQWzl97Hm22u/3TnW4z C1jVA0P8jAdAVW1vNnDuBqEvG15/kols/Jqh3TOYxSVmtNbye+sfXMBetccNiUcgKguC LgoqlvbpT8oGDOxsoABrcTcOvNFuM113nEnu9GJinszBaRpznlz8xQEzd1jJTHE6Qvh5 1L8wHC64qjOahSdcjlalClyhkRaghAgD1mxVN4hkLOrHSa9FekMCOgrzf5UHWyqMJZ+m 7Bmg== X-Gm-Message-State: AOAM533INVCrdJ+XAtQJGSqTiJj8GClczidAzRT/JNaHn8IRCoAL2Yax 5hV8HCleHrKBnzshTvhHXBqg0Q== X-Received: by 2002:a2e:90c7:: with SMTP id o7mr1050357ljg.427.1612483284198; Thu, 04 Feb 2021 16:01:24 -0800 (PST) Received: from eriador.lan ([188.162.64.67]) by smtp.gmail.com with ESMTPSA id x11sm799532ljh.69.2021.02.04.16.01.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Feb 2021 16:01:23 -0800 (PST) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Zhang Rui , Daniel Lezcano , Amit Kucheria , Jonathan Cameron , Hartmut Knaack , Lars-Peter Clausen , Peter Meerwald-Stadler Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-iio@vger.kernel.org, Manivannan Sadhasivam , Jishnu Prakash , Rob Herring Subject: [PATCH v14 1/2] dt-bindings: thermal: qcom: add adc-thermal monitor bindings Date: Fri, 5 Feb 2021 03:01:17 +0300 Message-Id: <20210205000118.493610-2-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.30.0 In-Reply-To: <20210205000118.493610-1-dmitry.baryshkov@linaro.org> References: <20210205000118.493610-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org Add bindings for thermal monitor, part of Qualcomm PMIC5 chips. It is a close counterpart of VADC part of those PMICs. Signed-off-by: Dmitry Baryshkov Reviewed-by: Rob Herring --- .../bindings/thermal/qcom-spmi-adc-tm5.yaml | 153 ++++++++++++++++++ 1 file changed, 153 insertions(+) create mode 100644 Documentation/devicetree/bindings/thermal/qcom-spmi-adc-tm5.yaml -- 2.30.0 diff --git a/Documentation/devicetree/bindings/thermal/qcom-spmi-adc-tm5.yaml b/Documentation/devicetree/bindings/thermal/qcom-spmi-adc-tm5.yaml new file mode 100644 index 000000000000..7cd364430573 --- /dev/null +++ b/Documentation/devicetree/bindings/thermal/qcom-spmi-adc-tm5.yaml @@ -0,0 +1,153 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/thermal/qcom-spmi-adc-tm5.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm's SPMI PMIC ADC Thermal Monitoring +maintainers: + - Dmitry Baryshkov + +properties: + compatible: + const: qcom,spmi-adc-tm5 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + "#thermal-sensor-cells": + const: 1 + description: + Number of cells required to uniquely identify the thermal sensors. Since + we have multiple sensors this is set to 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + qcom,avg-samples: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Number of samples to be used for measurement. + enum: + - 1 + - 2 + - 4 + - 8 + - 16 + default: 1 + + qcom,decimation: + $ref: /schemas/types.yaml#/definitions/uint32 + description: This parameter is used to decrease ADC sampling rate. + Quicker measurements can be made by reducing decimation ratio. + enum: + - 250 + - 420 + - 840 + default: 840 + +patternProperties: + "^([-a-z0-9]*)@[0-7]$": + type: object + description: + Represent one thermal sensor. + + properties: + reg: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Specify the sensor channel. There are 8 channels in PMIC5's ADC TM + minimum: 0 + maximum: 7 + + io-channels: + description: + From common IIO binding. Used to pipe PMIC ADC channel to thermal monitor + + qcom,ratiometric: + $ref: /schemas/types.yaml#/definitions/flag + description: + Channel calibration type. + If this property is specified VADC will use the VDD reference + (1.875V) and GND for channel calibration. If property is not found, + channel will be calibrated with 0V and 1.25V reference channels, + also known as absolute calibration. + + qcom,hw-settle-time-us: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Time between AMUX getting configured and the ADC starting conversion. + enum: [15, 100, 200, 300, 400, 500, 600, 700, 1000, 2000, 4000, 8000, 16000, 32000, 64000, 128000] + + qcom,pre-scaling: + $ref: /schemas/types.yaml#/definitions/uint32-array + description: Used for scaling the channel input signal before the + signal is fed to VADC. The configuration for this node is to know the + pre-determined ratio and use it for post scaling. It is a pair of + integers, denoting the numerator and denominator of the fraction by + which input signal is multiplied. For example, <1 3> indicates the + signal is scaled down to 1/3 of its value before ADC measurement. If + property is not found default value depending on chip will be used. + items: + - const: 1 + - enum: [ 1, 3, 4, 6, 20, 8, 10 ] + + required: + - reg + - io-channels + + additionalProperties: + false + +required: + - compatible + - reg + - interrupts + - "#address-cells" + - "#size-cells" + - "#thermal-sensor-cells" + +additionalProperties: false + +examples: + - | + #include + #include + spmi_bus { + #address-cells = <1>; + #size-cells = <0>; + pm8150b_adc: adc@3100 { + reg = <0x3100>; + compatible = "qcom,spmi-adc5"; + #address-cells = <1>; + #size-cells = <0>; + #io-channel-cells = <1>; + + /* Other propreties are omitted */ + conn-therm@4f { + reg = ; + qcom,ratiometric; + qcom,hw-settle-time = <200>; + }; + }; + + pm8150b_adc_tm: adc-tm@3500 { + compatible = "qcom,spmi-adc-tm5"; + reg = <0x3500>; + interrupts = <0x2 0x35 0x0 IRQ_TYPE_EDGE_RISING>; + #thermal-sensor-cells = <1>; + #address-cells = <1>; + #size-cells = <0>; + + conn-therm@0 { + reg = <0>; + io-channels = <&pm8150b_adc ADC5_AMUX_THM3_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us = <200>; + }; + }; + }; +...