From patchwork Mon Aug 21 08:05:03 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Marek Szyprowski X-Patchwork-Id: 110505 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp959076qge; Mon, 21 Aug 2017 01:05:59 -0700 (PDT) X-Received: by 10.98.80.69 with SMTP id e66mr16103470pfb.60.1503302759266; Mon, 21 Aug 2017 01:05:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1503302759; cv=none; d=google.com; s=arc-20160816; b=nFyDSScmKscarqb16XrjFXbULLg9OtoL+EDYmfv+vyBEoPxTYmfH/FewuONlv69nCA CN/WdsZWU8rHv/at7bNVtp5sg5gkgGVO3+cgqxLozR6FVPubxQKUSvu7H4HZ6WKANY0u 6cqJd7gb1ZoXmb5uY5SHdCIFGgGDecxiQfV++gjBtT6vLLXvu4B0adETS23DVr3MUtvZ F3OjjYxiLtz4zW6P2+E0C47WJtjGf9kYXeKv/RWKQwpz2n1Qbhl+fBdvIJ0k0DoHp/7x NET9X9+fdHZEOjTvV85ben4isVBJc1Gcdb5tp6zC4gv8drCNOeo2s1+IKGn8Fw9N1eJA 5aLw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:cms-type:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=i6iKoorA2Hg1m8YDqwVv6/p8b4j7Py/pfp+xuz1eIqI=; b=D1tSlB9/J/ZUjorL/7PgDh9BfrN5fDLXRynUFaX6d/Mgpm4PsvuMx8UzOoursGa9U2 2Fq2hyDWOd49QLBm9O3FavSI8fbmpPVWhNx6Hi6Cf37pSEe59lPcpmAFWj/d0Qy9ZVA0 m+K7uzg+tIvBJP8DzXH9Ip9K0YFSfHxTQeu3sMKldF00BgwdMkrT3rzjBW7n1zR8XspA hmrkejP2qeGpC1hpb15VwBXE+jFQib1/Dg2R3uclIREwB4a95K9eh0dXad3npvL7NzNC 3yilQK5OtvCO5zWpSdkdr+TA7Oe9FZWTpTtnP0OLel38crtBR4M2RMWgzzHuK42bta44 v/9A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-pm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=samsung.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 38si8019515plc.179.2017.08.21.01.05.58; Mon, 21 Aug 2017 01:05:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-pm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-pm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-pm-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=samsung.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752234AbdHUIF4 (ORCPT + 12 others); Mon, 21 Aug 2017 04:05:56 -0400 Received: from mailout2.w1.samsung.com ([210.118.77.12]:46197 "EHLO mailout2.w1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751941AbdHUIFn (ORCPT ); Mon, 21 Aug 2017 04:05:43 -0400 Received: from eucas1p1.samsung.com (unknown [182.198.249.206]) by mailout2.w1.samsung.com (KnoxPortal) with ESMTP id 20170821080542euoutp02da5c113ddd6587d7b8be94432c45c306~czeEI2Z5p1767817678euoutp02_; Mon, 21 Aug 2017 08:05:42 +0000 (GMT) Received: from eusmges1.samsung.com (unknown [203.254.199.239]) by eucas1p2.samsung.com (KnoxPortal) with ESMTP id 20170821080541eucas1p2be473130c3b7412cba0ab625d057e567~czeDvZKdb1431914319eucas1p2K; Mon, 21 Aug 2017 08:05:41 +0000 (GMT) Received: from eucas1p2.samsung.com ( [182.198.249.207]) by eusmges1.samsung.com (EUCPMTA) with SMTP id C9.05.12576.5549A995; Mon, 21 Aug 2017 09:05:41 +0100 (BST) Received: from eusmgms2.samsung.com (unknown [182.198.249.180]) by eucas1p2.samsung.com (KnoxPortal) with ESMTP id 20170821080540eucas1p2e07bb23e15027aca9563316a5fbf1597~czeDGbVNF0170501705eucas1p2r; Mon, 21 Aug 2017 08:05:40 +0000 (GMT) X-AuditID: cbfec7ef-f79ee6d000003120-c9-599a9455621d Received: from eusync1.samsung.com ( [203.254.199.211]) by eusmgms2.samsung.com (EUCPMTA) with SMTP id 90.C4.20118.4549A995; Mon, 21 Aug 2017 09:05:40 +0100 (BST) Received: from AMDC2765.digital.local ([106.116.147.25]) by eusync1.samsung.com (Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5 2014)) with ESMTPA id <0OV0009QWZT303A0@eusync1.samsung.com>; Mon, 21 Aug 2017 09:05:40 +0100 (BST) From: Marek Szyprowski To: linux-clk@vger.kernel.org, linux-pm@vger.kernel.org, linux-samsung-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Marek Szyprowski , Stephen Boyd , Michael Turquette , Ulf Hansson , Sylwester Nawrocki , Chanwoo Choi , Inki Dae , Krzysztof Kozlowski , Bartlomiej Zolnierkiewicz Subject: [PATCH v9 5/5] clk: samsung: exynos-audss: Add support for runtime PM Date: Mon, 21 Aug 2017 10:05:03 +0200 Message-id: <1503302703-13801-6-git-send-email-m.szyprowski@samsung.com> X-Mailer: git-send-email 1.9.1 In-reply-to: <1503302703-13801-1-git-send-email-m.szyprowski@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrHIsWRmVeSWpSXmKPExsWy7djP87qhU2ZFGuyZIGKxccZ6VovrX56z Wky6P4HF4vz5DewWmx5fY7X42HOP1eJz7xFGixnn9zFZrD1yl93i4ilXi8Nv2lktfpzpZrE4 vjbcgdfj/Y1Wdo/Lfb1MHptWdbJ53Lm2h81j85J6j74tqxg9Pm+SC2CP4rJJSc3JLEst0rdL 4MrY07+eseCtVUXP9TtMDYwLDLsYOTkkBEwkJq2YyQ5hi0lcuLeerYuRi0NIYBmjxMS3Dxgh nM+MEqcmfGXuYuQA6ziyMQiu6Pj5fSwQTgOTxL1XW1lARrEJGEp0ve0CGyUi0AQ0asN6VhCH WaCJWWLavolMIFXCAgES21bdZwOxWQRUJebNvcsIYvMKeEicubqCCeIoOYmTxyazgticAp4S +2ZsZIWIr2KX+HmpGuIkWYlNB5ghwi4SG65/gfpHWOLV8S1QtozE5cndLBB2P6NEU6s2hD2D UeLcW14I21ri8PGLYOOZBfgkJm2bDvUxr0RHmxBEiYfEj69TGSFsR4lZXUeZIJ6fwyixbO98 xgmMMgsYGVYxiqSWFuempxYb6hUn5haX5qXrJefnbmIEpoLT/46/38H4tDnkEKMAB6MSD++N /FmRQqyJZcWVuYcYJTiYlUR4+abMjBTiTUmsrEotyo8vKs1JLT7EKM3BoiTOaxvVFikkkJ5Y kpqdmlqQWgSTZeLglGpgbONSLA3v11h9TFt2wd6DDxYpGN4wCzc//uvTjmNSWyNcSrYcTNu6 bot96YXXW74Ue/3XreiUXbbEPueZruHR1JKHuzZbmv6wmslorui3yy//5uYHnLealKfpyATU Lj+3J2Nhxusv2rKf358ISzdf+pZzYpPcF17304pTTqUycpRVbbD+zdH9XYmlOCPRUIu5qDgR AIx5C84BAwAA X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFupnkeLIzCtJLcpLzFFi42I5/e/4Zd2QKbMiDbYfNLPYOGM9q8X1L89Z LSbdn8Bicf78BnaLTY+vsVp87LnHavG59wijxYzz+5gs1h65y25x8ZSrxeE37awWP850s1gc XxvuwOvx/kYru8flvl4mj02rOtk87lzbw+axeUm9R9+WVYwenzfJBbBHudlkpCampBYppOYl 56dk5qXbKoWGuOlaKCnkJeam2ipF6PqGBCkplCXmlAJ5RgZowME5wD1YSd8uwS1jT/96xoK3 VhU91+8wNTAuMOxi5OCQEDCROLIxqIuRE8gUk7hwbz1bFyMXh5DAEkaJvkmboZwmJomTV66w gVSxCRhKdL3tAkuICDQxSjzpm8YO4jALtDFL/O/4yghSJSzgJ7Fi2gxWEJtFQFVi3ty7YHFe AQ+JM1dXMEHsk5M4eWwyWA2ngKfEvhkbwWwhoJrbHTcYJzDyLmBkWMUoklpanJueW2ykV5yY W1yal66XnJ+7iREYGduO/dyyg7HrXfAhRgEORiUe3hv5syKFWBPLiitzDzFKcDArifDyTZkZ KcSbklhZlVqUH19UmpNafIjRFOioicxSosn5wKjNK4k3NDE0tzQ0MrawMDcyUhLnVb/cFCkk kJ5YkpqdmlqQWgTTx8TBKQUMuWDTSWaHHqRdY/pxRP6o49GsqpQH17l/Nh8XXGkdcSSI+3vx u4r57w1quA+es57Vu2enjh5//fpXkoIV217NzLOU7GR/klt1Kn5a9BsllyC3ZYYqyldfPGDq cWDJnMo9c073sosBq+JPnM9701Q87cdvZyV+rn/u8w8tz1wqHym41z76cCyDEktxRqKhFnNR cSIA3gn64qICAAA= X-MTR: 20000000000000000@CPGS X-CMS-MailID: 20170821080540eucas1p2e07bb23e15027aca9563316a5fbf1597 X-Msg-Generator: CA X-Sender-IP: 182.198.249.180 X-Local-Sender: =?utf-8?q?Marek_Szyprowski=1BSRPOL-Kernel_=28TP=29=1B?= =?utf-8?b?7IK87ISx7KCE7J6QG1NlbmlvciBTb2Z0d2FyZSBFbmdpbmVlcg==?= X-Global-Sender: =?utf-8?q?Marek_Szyprowski=1BSRPOL-Kernel_=28TP=29=1BSam?= =?utf-8?q?sung_Electronics=1BSenior_Software_Engineer?= X-Sender-Code: =?utf-8?q?C10=1BEHQ=1BC10CD02CD027392?= CMS-TYPE: 201P X-CMS-RootMailID: 20170821080540eucas1p2e07bb23e15027aca9563316a5fbf1597 X-RootMTR: 20170821080540eucas1p2e07bb23e15027aca9563316a5fbf1597 References: <1503302703-13801-1-git-send-email-m.szyprowski@samsung.com> Sender: linux-pm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org This patch adds support for runtime PM to Exynos Audio SubSystem driver to enable full support for audio power domain on Exynos5 SoCs. The main change is moving register saving and restoring code from system sleep PM ops to runtime PM ops and implementing system sleep PM ops with generic pm_runtime_force_suspend/resume helpers. Runtime PM of the Exynos AudSS device is managed from clock core depending on the preparation status of the provided clocks. Signed-off-by: Marek Szyprowski Reviewed-by: Ulf Hansson Reviewed-by: Krzysztof Kozlowski Reviewed-by: Chanwoo Choi --- .../devicetree/bindings/clock/clk-exynos-audss.txt | 6 +++ drivers/clk/samsung/clk-exynos-audss.c | 51 ++++++++++++++-------- 2 files changed, 40 insertions(+), 17 deletions(-) -- 1.9.1 diff --git a/Documentation/devicetree/bindings/clock/clk-exynos-audss.txt b/Documentation/devicetree/bindings/clock/clk-exynos-audss.txt index 0c3d6015868d..f3635d5aeba4 100644 --- a/Documentation/devicetree/bindings/clock/clk-exynos-audss.txt +++ b/Documentation/devicetree/bindings/clock/clk-exynos-audss.txt @@ -33,6 +33,12 @@ Required Properties: - clock-names: Aliases for the above clocks. They should be "pll_ref", "pll_in", "cdclk", "sclk_audio", and "sclk_pcm_in" respectively. +Optional Properties: + + - power-domains: a phandle to respective power domain node as described by + generic PM domain bindings (see power/power_domain.txt for more + information). + The following is the list of clocks generated by the controller. Each clock is assigned an identifier and client nodes use this identifier to specify the clock which they consume. Some of the clocks are available only on a particular diff --git a/drivers/clk/samsung/clk-exynos-audss.c b/drivers/clk/samsung/clk-exynos-audss.c index 6be52fb46ff3..ab494c104ce6 100644 --- a/drivers/clk/samsung/clk-exynos-audss.c +++ b/drivers/clk/samsung/clk-exynos-audss.c @@ -18,6 +18,7 @@ #include #include #include +#include #include @@ -36,14 +37,13 @@ #define ASS_CLK_DIV 0x4 #define ASS_CLK_GATE 0x8 -#ifdef CONFIG_PM_SLEEP static unsigned long reg_save[][2] = { { ASS_CLK_SRC, 0 }, { ASS_CLK_DIV, 0 }, { ASS_CLK_GATE, 0 }, }; -static int exynos_audss_clk_suspend(struct device *dev) +static int __maybe_unused exynos_audss_clk_suspend(struct device *dev) { int i; @@ -53,7 +53,7 @@ static int exynos_audss_clk_suspend(struct device *dev) return 0; } -static int exynos_audss_clk_resume(struct device *dev) +static int __maybe_unused exynos_audss_clk_resume(struct device *dev) { int i; @@ -62,7 +62,6 @@ static int exynos_audss_clk_resume(struct device *dev) return 0; } -#endif /* CONFIG_PM_SLEEP */ struct exynos_audss_clk_drvdata { unsigned int has_adma_clk:1; @@ -179,7 +178,18 @@ static int exynos_audss_clk_probe(struct platform_device *pdev) } } } - clk_table[EXYNOS_MOUT_AUDSS] = clk_hw_register_mux(NULL, "mout_audss", + + /* + * Enable runtime PM here to allow the clock core using runtime PM + * for the registered clocks. Additionally, we increase the runtime + * PM usage count before registering the clocks, to prevent the + * clock core from runtime suspending the device. + */ + pm_runtime_get_noresume(dev); + pm_runtime_set_active(dev); + pm_runtime_enable(dev); + + clk_table[EXYNOS_MOUT_AUDSS] = clk_hw_register_mux(dev, "mout_audss", mout_audss_p, ARRAY_SIZE(mout_audss_p), CLK_SET_RATE_NO_REPARENT, reg_base + ASS_CLK_SRC, 0, 1, 0, &lock); @@ -190,48 +200,48 @@ static int exynos_audss_clk_probe(struct platform_device *pdev) mout_i2s_p[1] = __clk_get_name(cdclk); if (!IS_ERR(sclk_audio)) mout_i2s_p[2] = __clk_get_name(sclk_audio); - clk_table[EXYNOS_MOUT_I2S] = clk_hw_register_mux(NULL, "mout_i2s", + clk_table[EXYNOS_MOUT_I2S] = clk_hw_register_mux(dev, "mout_i2s", mout_i2s_p, ARRAY_SIZE(mout_i2s_p), CLK_SET_RATE_NO_REPARENT, reg_base + ASS_CLK_SRC, 2, 2, 0, &lock); - clk_table[EXYNOS_DOUT_SRP] = clk_hw_register_divider(NULL, "dout_srp", + clk_table[EXYNOS_DOUT_SRP] = clk_hw_register_divider(dev, "dout_srp", "mout_audss", 0, reg_base + ASS_CLK_DIV, 0, 4, 0, &lock); - clk_table[EXYNOS_DOUT_AUD_BUS] = clk_hw_register_divider(NULL, + clk_table[EXYNOS_DOUT_AUD_BUS] = clk_hw_register_divider(dev, "dout_aud_bus", "dout_srp", 0, reg_base + ASS_CLK_DIV, 4, 4, 0, &lock); - clk_table[EXYNOS_DOUT_I2S] = clk_hw_register_divider(NULL, "dout_i2s", + clk_table[EXYNOS_DOUT_I2S] = clk_hw_register_divider(dev, "dout_i2s", "mout_i2s", 0, reg_base + ASS_CLK_DIV, 8, 4, 0, &lock); - clk_table[EXYNOS_SRP_CLK] = clk_hw_register_gate(NULL, "srp_clk", + clk_table[EXYNOS_SRP_CLK] = clk_hw_register_gate(dev, "srp_clk", "dout_srp", CLK_SET_RATE_PARENT, reg_base + ASS_CLK_GATE, 0, 0, &lock); - clk_table[EXYNOS_I2S_BUS] = clk_hw_register_gate(NULL, "i2s_bus", + clk_table[EXYNOS_I2S_BUS] = clk_hw_register_gate(dev, "i2s_bus", "dout_aud_bus", CLK_SET_RATE_PARENT, reg_base + ASS_CLK_GATE, 2, 0, &lock); - clk_table[EXYNOS_SCLK_I2S] = clk_hw_register_gate(NULL, "sclk_i2s", + clk_table[EXYNOS_SCLK_I2S] = clk_hw_register_gate(dev, "sclk_i2s", "dout_i2s", CLK_SET_RATE_PARENT, reg_base + ASS_CLK_GATE, 3, 0, &lock); - clk_table[EXYNOS_PCM_BUS] = clk_hw_register_gate(NULL, "pcm_bus", + clk_table[EXYNOS_PCM_BUS] = clk_hw_register_gate(dev, "pcm_bus", "sclk_pcm", CLK_SET_RATE_PARENT, reg_base + ASS_CLK_GATE, 4, 0, &lock); sclk_pcm_in = devm_clk_get(dev, "sclk_pcm_in"); if (!IS_ERR(sclk_pcm_in)) sclk_pcm_p = __clk_get_name(sclk_pcm_in); - clk_table[EXYNOS_SCLK_PCM] = clk_hw_register_gate(NULL, "sclk_pcm", + clk_table[EXYNOS_SCLK_PCM] = clk_hw_register_gate(dev, "sclk_pcm", sclk_pcm_p, CLK_SET_RATE_PARENT, reg_base + ASS_CLK_GATE, 5, 0, &lock); if (variant->has_adma_clk) { - clk_table[EXYNOS_ADMA] = clk_hw_register_gate(NULL, "adma", + clk_table[EXYNOS_ADMA] = clk_hw_register_gate(dev, "adma", "dout_srp", CLK_SET_RATE_PARENT, reg_base + ASS_CLK_GATE, 9, 0, &lock); } @@ -251,10 +261,14 @@ static int exynos_audss_clk_probe(struct platform_device *pdev) goto unregister; } + pm_runtime_put_sync(dev); + return 0; unregister: exynos_audss_clk_teardown(); + pm_runtime_put_sync(dev); + pm_runtime_disable(dev); if (!IS_ERR(epll)) clk_disable_unprepare(epll); @@ -267,6 +281,7 @@ static int exynos_audss_clk_remove(struct platform_device *pdev) of_clk_del_provider(pdev->dev.of_node); exynos_audss_clk_teardown(); + pm_runtime_disable(&pdev->dev); if (!IS_ERR(epll)) clk_disable_unprepare(epll); @@ -275,8 +290,10 @@ static int exynos_audss_clk_remove(struct platform_device *pdev) } static const struct dev_pm_ops exynos_audss_clk_pm_ops = { - SET_LATE_SYSTEM_SLEEP_PM_OPS(exynos_audss_clk_suspend, - exynos_audss_clk_resume) + SET_RUNTIME_PM_OPS(exynos_audss_clk_suspend, exynos_audss_clk_resume, + NULL) + SET_LATE_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend, + pm_runtime_force_resume) }; static struct platform_driver exynos_audss_clk_driver = {