From patchwork Mon Jul 13 11:01:38 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 235382 Delivered-To: patch@linaro.org Received: by 2002:a92:d244:0:0:0:0:0 with SMTP id v4csp2726674ilg; Mon, 13 Jul 2020 04:02:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzgdOGufd+AhY/Y0OPf4OX8/D+mfPfRWpf9EChgD91X/kDKGP6zOXVx1/PWTzeIJ/wlDR6l X-Received: by 2002:a50:dacf:: with SMTP id s15mr94467556edj.136.1594638163309; Mon, 13 Jul 2020 04:02:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594638163; cv=none; d=google.com; s=arc-20160816; b=XEusGCAL2nowsi6Uq1v/rrb6yyrI/FyBM8MD130kLKHvJ/Y8Uhe5GTS8WaBgx6Ceom 4wCd5cFc16AFHGy3jRrteQOP/CoQfQoc4rKC6xyemxmbzSlwLbeI6x9CcrdfVF0+PWi5 vcRs9a3N41DN+BlBo/QLb5Iwrmmsqr0CQ+FHfcucOEH0H6GuQhO3Lff6bdZeP19wNRat iRyiqvZCHqyDHDLdmi/NqtH4a3oLmV+ysvczRAWzejadPCyhT6bgHql3jaFMqhTEUs64 74gkP1mRfsU5/RQRWE3lmsBN0qreN6f8imaDVngqjJMgupQKwCxge2IlgazzPs7GZ4Hz AXqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=6UZy4LDT8vKXxt4wlNP70n/cJtfjFKYF+R5NxIf94Jw=; b=FxcIGDFUyrcp2zBrGdHhzGI/oxYr3Zbz1vsZpE3L9XY24mRxCD11fxTACZqJs2W96C Naw0S/UzFMlXCMYlqJv/dJn+CO/kBNGyGqIrmAzzEJkouDC1tzwixgHOl9OzLqUGqY53 E0qau+c2t2FQf2CPtEZEBr8V3fV42/OEu7Po0iBfyKVwBncscJ7FVhPLwFm94PEpwt/+ ZqSkwy7gWtk7fbt8QnqiC3LDznGzfi+dkJH6KfzQeTm8xp692bzCwyjlbD/Gi1McSE1H /xXsYVyIGHMp5KPxv6cWKH8pjEsRE05SxBP91J5mvD3zmeiz8nsO2UidkqIbiFLQfBCi fYqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Kw0VG7KE; spf=pass (google.com: domain of linux-omap-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-omap-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w13si8950836eju.736.2020.07.13.04.02.43; Mon, 13 Jul 2020 04:02:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-omap-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Kw0VG7KE; spf=pass (google.com: domain of linux-omap-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-omap-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729756AbgGMLCl (ORCPT + 4 others); Mon, 13 Jul 2020 07:02:41 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:48070 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728382AbgGMLCj (ORCPT ); Mon, 13 Jul 2020 07:02:39 -0400 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 06DB2RdI093423; Mon, 13 Jul 2020 06:02:27 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1594638147; bh=6UZy4LDT8vKXxt4wlNP70n/cJtfjFKYF+R5NxIf94Jw=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Kw0VG7KE1lTzggmaPn2jYBg4Gh1nd7AZBsp7xeBHVxQfXIYcR+29VORN20mryIvZS 0xWzX1ZHEc6BdmDS2Gy7PKpWvPJ8tmpfUux6+5qTgAlfMEINlMmvo7Jku0ADX/YrCy 2MsTH3SOQF476LhZvTV7H33m38GhlJ4wi436BbeU= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTP id 06DB2RDC005726; Mon, 13 Jul 2020 06:02:27 -0500 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Mon, 13 Jul 2020 06:02:27 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Mon, 13 Jul 2020 06:02:27 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 06DB1gVl031460; Mon, 13 Jul 2020 06:02:24 -0500 From: Kishon Vijay Abraham I To: Tom Joseph , Bjorn Helgaas , Rob Herring , Kishon Vijay Abraham I , Lorenzo Pieralisi , Arnd Bergmann CC: Greg Kroah-Hartman , , , , , Subject: [PATCH v7 11/14] dt-bindings: PCI: Add EP mode dt-bindings for TI's J721E SoC Date: Mon, 13 Jul 2020 16:31:38 +0530 Message-ID: <20200713110141.13156-12-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200713110141.13156-1-kishon@ti.com> References: <20200713110141.13156-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-omap-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-omap@vger.kernel.org Add PCIe EP mode dt-bindings for TI's J721E SoC. Signed-off-by: Kishon Vijay Abraham I Reviewed-by: Rob Herring --- .../bindings/pci/ti,j721e-pci-ep.yaml | 94 +++++++++++++++++++ 1 file changed, 94 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml -- 2.17.1 diff --git a/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml b/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml new file mode 100644 index 000000000000..cf96e190189a --- /dev/null +++ b/Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml @@ -0,0 +1,94 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/ +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/pci/ti,j721e-pci-ep.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: TI J721E PCI EP (PCIe Wrapper) + +maintainers: + - Kishon Vijay Abraham I + +allOf: + - $ref: "cdns-pcie-ep.yaml#" + +properties: + compatible: + enum: + - ti,j721e-pcie-ep + + reg: + maxItems: 4 + + reg-names: + items: + - const: intd_cfg + - const: user_cfg + - const: reg + - const: mem + + ti,syscon-pcie-ctrl: + description: Phandle to the SYSCON entry required for configuring PCIe mode + and link speed. + allOf: + - $ref: /schemas/types.yaml#/definitions/phandle + + power-domains: + maxItems: 1 + + clocks: + maxItems: 1 + description: clock-specifier to represent input to the PCIe + + clock-names: + items: + - const: fck + + dma-coherent: + description: Indicates that the PCIe IP block can ensure the coherency + +required: + - compatible + - reg + - reg-names + - ti,syscon-pcie-ctrl + - max-link-speed + - num-lanes + - power-domains + - clocks + - clock-names + - cdns,max-outbound-regions + - dma-coherent + - max-functions + - phys + - phy-names + +examples: + - | + #include + + bus { + #address-cells = <2>; + #size-cells = <2>; + + pcie0_ep: pcie-ep@d000000 { + compatible = "ti,j721e-pcie-ep"; + reg = <0x00 0x02900000 0x00 0x1000>, + <0x00 0x02907000 0x00 0x400>, + <0x00 0x0d000000 0x00 0x00800000>, + <0x00 0x10000000 0x00 0x08000000>; + reg-names = "intd_cfg", "user_cfg", "reg", "mem"; + ti,syscon-pcie-ctrl = <&pcie0_ctrl>; + max-link-speed = <3>; + num-lanes = <2>; + power-domains = <&k3_pds 239 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 239 1>; + clock-names = "fck"; + cdns,max-outbound-regions = <16>; + max-functions = /bits/ 8 <6>; + dma-coherent; + phys = <&serdes0_pcie_link>; + phy-names = "pcie-phy"; + }; + };