From patchwork Thu Sep 4 13:33:37 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 36705 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-oa0-f72.google.com (mail-oa0-f72.google.com [209.85.219.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id BAE6D20CBB for ; Thu, 4 Sep 2014 13:34:33 +0000 (UTC) Received: by mail-oa0-f72.google.com with SMTP id m1sf52643876oag.11 for ; Thu, 04 Sep 2014 06:34:33 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:date:from:to:cc:subject:message-id :references:mime-version:in-reply-to:user-agent:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe :content-type:content-disposition; bh=NBOIqIvlZ38tQlBZQwpkNPwmHJSHObeOuGUkg2ao6RQ=; b=Ma6n9fUjz/HvSM48qWJDHkzA74LXa4Qtkn403Wt+9aGlmpJ3l9ptGSeRyO2RYxsM8D okjEvziG+VrP/df3hUCmS57ikpTZ/6s0DgSXt73fzvJ3cOWRWRWzinvvKPF3o+mbb1Yf obj9TVIqF+d/A6bYwJZJwRb2lsuM6qXdHR/3LMhgqaLcPtm/mwuoM8VkPPHw1y+oKS/V e8eIrq6ktsVDWUvnRBiAm+NJS4sqiN+duegwPiSlyXUo7uZPLZKine2aJSJ1Mq+/Ai4R VFFBYbeiCevnIwwK4vvaDV1cVkfq5u3yMd9QDHLkLkwQrUwLc8BL+ey7egTF++hAnIZX rCUA== X-Gm-Message-State: ALoCoQmigTjdc7R38H1GK4AqSJeivlBoj13YLQEP8VN+Pv55YTFwHA6Mdps0n/gt3M1rNbIBRnfh X-Received: by 10.182.130.168 with SMTP id of8mr2465041obb.27.1409837673290; Thu, 04 Sep 2014 06:34:33 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.29.132 with SMTP id b4ls235815qgb.34.gmail; Thu, 04 Sep 2014 06:34:33 -0700 (PDT) X-Received: by 10.52.103.8 with SMTP id fs8mr935318vdb.77.1409837673101; Thu, 04 Sep 2014 06:34:33 -0700 (PDT) Received: from mail-vc0-f176.google.com (mail-vc0-f176.google.com [209.85.220.176]) by mx.google.com with ESMTPS id rv5si2861822vdb.95.2014.09.04.06.34.32 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 04 Sep 2014 06:34:33 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.176 as permitted sender) client-ip=209.85.220.176; Received: by mail-vc0-f176.google.com with SMTP id ik5so10610933vcb.35 for ; Thu, 04 Sep 2014 06:34:32 -0700 (PDT) X-Received: by 10.52.3.40 with SMTP id 8mr3195645vdz.24.1409837672895; Thu, 04 Sep 2014 06:34:32 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.45.67 with SMTP id uj3csp838817vcb; Thu, 4 Sep 2014 06:34:32 -0700 (PDT) X-Received: by 10.70.30.132 with SMTP id s4mr8566413pdh.96.1409837672038; Thu, 04 Sep 2014 06:34:32 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y6si3895502pde.9.2014.09.04.06.34.23 for ; Thu, 04 Sep 2014 06:34:24 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751988AbaIDNeE (ORCPT + 26 others); Thu, 4 Sep 2014 09:34:04 -0400 Received: from bear.ext.ti.com ([192.94.94.41]:35132 "EHLO bear.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750832AbaIDNeB (ORCPT ); Thu, 4 Sep 2014 09:34:01 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by bear.ext.ti.com (8.13.7/8.13.7) with ESMTP id s84DXcqH025707; Thu, 4 Sep 2014 08:33:38 -0500 Received: from DFLE72.ent.ti.com (dfle72.ent.ti.com [128.247.5.109]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id s84DXc6W005191; Thu, 4 Sep 2014 08:33:38 -0500 Received: from dflp33.itg.ti.com (10.64.6.16) by DFLE72.ent.ti.com (128.247.5.109) with Microsoft SMTP Server id 14.3.174.1; Thu, 4 Sep 2014 08:33:37 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id s84DXb1r023920; Thu, 4 Sep 2014 08:33:37 -0500 Date: Thu, 4 Sep 2014 08:33:37 -0500 From: Nishanth Menon To: Tony Lindgren CC: , , Lokesh Vutla , , , Subject: Re: [PATCH 1/2] ARM: dts: dra7-evm: Fix spi1 mux documentation Message-ID: <20140904133337.GA4215@kahuna> References: <1409837008-32144-1-git-send-email-nm@ti.com> <1409837008-32144-2-git-send-email-nm@ti.com> MIME-Version: 1.0 In-Reply-To: <1409837008-32144-2-git-send-email-nm@ti.com> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: nm@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.176 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Content-Disposition: inline On 08:23-20140904, Nishanth Menon wrote: > While auditing the various pin ctrl configurations using the following > command: > grep PIN_ arch/arm/boot/dts/dra7-evm.dts|(while read line; > do > v=`echo "$line" | sed -e "s/\s\s*/|/g" | cut -d '|' -f1 | > cut -d 'x' -f2|tr [a-z] [A-Z]`; > HEX=`echo "obase=16;ibase=16;4A003400+$v"| bc`; > echo "$HEX ===> $line"; > done) > against DRA75x/74x NDA TRM revision S(SPRUHI2S August 2014), > documentation errors were found for spi1 pinctrl. Fix the same. > > Fixes: 6e58b8f1daaf1af340fb9309907e5ffa473c7aff ("ARM: dts: DRA7: Add > the dts files for dra7 SoC and dra7-evm board") ^^^ uggh... apologies.. checkpatch slipped this one.. updated rev below (wont repost unless requested), Apologies on the spam.. ----8<---- >From db595b941663f634f5f5106cf0092c7c8e998bb4 Mon Sep 17 00:00:00 2001 From: Nishanth Menon Date: Thu, 4 Sep 2014 08:06:27 -0500 Subject: [PATCH V2 1/2] ARM: dts: dra7-evm: Fix spi1 mux documentation While auditing the various pin ctrl configurations using the following command: grep PIN_ arch/arm/boot/dts/dra7-evm.dts|(while read line; do v=`echo "$line" | sed -e "s/\s\s*/|/g" | cut -d '|' -f1 | cut -d 'x' -f2|tr [a-z] [A-Z]`; HEX=`echo "obase=16;ibase=16;4A003400+$v"| bc`; echo "$HEX ===> $line"; done) against DRA75x/74x NDA TRM revision S(SPRUHI2S August 2014), documentation errors were found for spi1 pinctrl. Fix the same. Fixes: 6e58b8f1daaf1af ("ARM: dts: DRA7: Add the dts files for dra7 SoC and dra7-evm board") Signed-off-by: Nishanth Menon --- arch/arm/boot/dts/dra7-evm.dts | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) diff --git a/arch/arm/boot/dts/dra7-evm.dts b/arch/arm/boot/dts/dra7-evm.dts index 50f8022..e120fca 100644 --- a/arch/arm/boot/dts/dra7-evm.dts +++ b/arch/arm/boot/dts/dra7-evm.dts @@ -50,13 +50,13 @@ mcspi1_pins: pinmux_mcspi1_pins { pinctrl-single,pins = < - 0x3a4 (PIN_INPUT | MUX_MODE0) /* spi2_clk */ - 0x3a8 (PIN_INPUT | MUX_MODE0) /* spi2_d1 */ - 0x3ac (PIN_INPUT | MUX_MODE0) /* spi2_d0 */ - 0x3b0 (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_cs0 */ - 0x3b4 (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_cs1 */ - 0x3b8 (PIN_INPUT_SLEW | MUX_MODE6) /* spi2_cs2 */ - 0x3bc (PIN_INPUT_SLEW | MUX_MODE6) /* spi2_cs3 */ + 0x3a4 (PIN_INPUT | MUX_MODE0) /* spi1_sclk */ + 0x3a8 (PIN_INPUT | MUX_MODE0) /* spi1_d1 */ + 0x3ac (PIN_INPUT | MUX_MODE0) /* spi1_d0 */ + 0x3b0 (PIN_INPUT_SLEW | MUX_MODE0) /* spi1_cs0 */ + 0x3b4 (PIN_INPUT_SLEW | MUX_MODE0) /* spi1_cs1 */ + 0x3b8 (PIN_INPUT_SLEW | MUX_MODE6) /* spi1_cs2.hdmi1_hpd */ + 0x3bc (PIN_INPUT_SLEW | MUX_MODE6) /* spi1_cs3.hdmi1_cec */ >; };