From patchwork Mon Sep 15 21:15:07 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Felipe Balbi X-Patchwork-Id: 37428 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f197.google.com (mail-lb0-f197.google.com [209.85.217.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 7AB03206A5 for ; Mon, 15 Sep 2014 21:16:09 +0000 (UTC) Received: by mail-lb0-f197.google.com with SMTP id p9sf2577045lbv.0 for ; Mon, 15 Sep 2014 14:16:08 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=jpwEKHb/JaaJxtD4Y2QLB/4il1ZkoU0tVFCUDC0IO1g=; b=j9230+g+/rzSl2y/kDU5pnf0wmR+lwd/NWqeTGtV1Qi1SO8i0kE+N6WvI0Z+dTAmZr l815K9neh1QvouW+ZtvwkDCprp/Dzs2fWeTqF4WBeA9Pc+Bb57r2mEeNhjH51R8Amixa isjGlLCglkEqSODJbDH/1hheniOTg9BZadMz4OyYghwJqh4A8qjNYei2bmEaXt7um92H wN2KX375IN/zhQDQoyozJzMSxsWewihG42AcBtq4htAAMbnLyq1eE7EEswSP3Jc7klK6 GrPm1ZfK8cB/Yj2IA8OnJK3QKiYufQm0zu2kgpp4i73y3QulikbSasxAAuWtjiJ3L+d5 3uwA== X-Gm-Message-State: ALoCoQmaBhsZ1OnsKXW7rCMa1GHc7t9jOluwKCIVzxxBKJmVUh66nAlh9AFSPqJ8xucp6idFnZJp X-Received: by 10.112.126.226 with SMTP id nb2mr7607189lbb.3.1410815768349; Mon, 15 Sep 2014 14:16:08 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.36.133 with SMTP id q5ls411717laj.80.gmail; Mon, 15 Sep 2014 14:16:08 -0700 (PDT) X-Received: by 10.112.198.228 with SMTP id jf4mr29756930lbc.35.1410815768177; Mon, 15 Sep 2014 14:16:08 -0700 (PDT) Received: from mail-lb0-f177.google.com (mail-lb0-f177.google.com [209.85.217.177]) by mx.google.com with ESMTPS id z3si21039329laz.77.2014.09.15.14.16.08 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 15 Sep 2014 14:16:08 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.177 as permitted sender) client-ip=209.85.217.177; Received: by mail-lb0-f177.google.com with SMTP id l4so5274934lbv.22 for ; Mon, 15 Sep 2014 14:16:08 -0700 (PDT) X-Received: by 10.112.4.33 with SMTP id h1mr29192744lbh.67.1410815768105; Mon, 15 Sep 2014 14:16:08 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.130.169 with SMTP id of9csp289783lbb; Mon, 15 Sep 2014 14:16:07 -0700 (PDT) X-Received: by 10.68.215.106 with SMTP id oh10mr43190847pbc.98.1410815766482; Mon, 15 Sep 2014 14:16:06 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id fk2si25356202pdb.228.2014.09.15.14.16.05 for ; Mon, 15 Sep 2014 14:16:06 -0700 (PDT) Received-SPF: none (google.com: linux-omap-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754507AbaIOVQE (ORCPT + 5 others); Mon, 15 Sep 2014 17:16:04 -0400 Received: from bear.ext.ti.com ([192.94.94.41]:37399 "EHLO bear.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754364AbaIOVQA (ORCPT ); Mon, 15 Sep 2014 17:16:00 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by bear.ext.ti.com (8.13.7/8.13.7) with ESMTP id s8FLFfqT020446; Mon, 15 Sep 2014 16:15:41 -0500 Received: from DLEE71.ent.ti.com (dlee71.ent.ti.com [157.170.170.114]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id s8FLFfcd030636; Mon, 15 Sep 2014 16:15:41 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DLEE71.ent.ti.com (157.170.170.114) with Microsoft SMTP Server id 14.3.174.1; Mon, 15 Sep 2014 16:15:42 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s8FLFfLZ000363; Mon, 15 Sep 2014 16:15:41 -0500 From: Felipe Balbi To: Tony Lindgren CC: Jason Cooper , Linux OMAP Mailing List , Linux ARM Kernel Mailing List , Felipe Balbi Subject: [PATCH 7/9] irqchip: omap-intc: enable TURBO idle mode Date: Mon, 15 Sep 2014 16:15:07 -0500 Message-ID: <1410815709-462-8-git-send-email-balbi@ti.com> X-Mailer: git-send-email 2.0.1.563.g66f467c In-Reply-To: <1410815709-462-1-git-send-email-balbi@ti.com> References: <1410815709-462-1-git-send-email-balbi@ti.com> MIME-Version: 1.0 Sender: linux-omap-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-omap@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: balbi@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.177 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , When TURBO bit is set in the INTC_IDLE register, the input synchronizer clock will be autogated based on activity on the INTC. Because this idle mode increases the interrupt latency by 2 clock cycles, we're only enabling it during suspend. Acked-by: Jason Cooper Signed-off-by: Felipe Balbi --- Tony, let me know if you want TURBO to be set unconditionally. That's likely going to shave off a few extra microwatts, although I don't have a good way to measure it. drivers/irqchip/irq-omap-intc.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/irqchip/irq-omap-intc.c b/drivers/irqchip/irq-omap-intc.c index 7681b13..dfa2d9d 100644 --- a/drivers/irqchip/irq-omap-intc.c +++ b/drivers/irqchip/irq-omap-intc.c @@ -51,6 +51,9 @@ #define INTCPS_NR_ILR_REGS 128 #define INTCPS_NR_MIR_REGS 3 +#define INTC_IDLE_FUNCIDLE (1 << 0) +#define INTC_IDLE_TURBO (1 << 1) + #define INTC_PROTECTION_ENABLE (1 << 0) /* @@ -134,12 +137,14 @@ void omap3_intc_prepare_idle(void) * cf. errata ID i540 for 3430 (all revisions up to 3.1.x) */ intc_writel(INTC_SYSCONFIG, 0); + intc_writel(INTC_IDLE, INTC_IDLE_TURBO); } void omap3_intc_resume_idle(void) { /* Re-enable autoidle */ intc_writel(INTC_SYSCONFIG, 1); + intc_writel(INTC_IDLE, 0); } /* XXX: FIQ and additional INTC support (only MPU at the moment) */