From patchwork Tue Mar 4 09:18:12 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tero Kristo X-Patchwork-Id: 25666 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ve0-f198.google.com (mail-ve0-f198.google.com [209.85.128.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 4E7FF20540 for ; Tue, 4 Mar 2014 09:19:40 +0000 (UTC) Received: by mail-ve0-f198.google.com with SMTP id oz11sf11577353veb.5 for ; Tue, 04 Mar 2014 01:19:40 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=n7LJs729veuLWmDvKkHKGmsVYEtF9axlAAFXO1j9nTY=; b=ixLOkgJA56JHm00R+DN55RBUi/CgbYRyOUG9i7b3GdApvLNppSvOPHCNqnjhSwLtYH OkTbC24d8UB5qXLqc9WwCpFPhwTfveReGmc8yKdt0SjuF6ImcqABBnuUuzphkAyAgg6+ gjrJ8T16n4I4MjzJ7tkNSms3njsHpMPJGQ94H24I8TFUrCxE3msEkulCFDbb6f7tXi+K hXeIUjoXqu6aVvQtLQe8lLnERfQ6WNuGISwnt+NCphcRGwf1d/tYrHUfHomfUvXZ2Iw9 34iCL5h+4KpN0IYCBih2Skuly/p9Ho9DYK/8yDRhuZaUycjKPabFQYvgYUrxPzTcjssB 739Q== X-Gm-Message-State: ALoCoQlq+INAP+h5Jy++Fev1UuzK51zH+rFmcARlMvmI6oUk3FIwOm8JcNDOJ1VCY6bKu8vR4AlW X-Received: by 10.236.20.114 with SMTP id o78mr8920772yho.8.1393924780054; Tue, 04 Mar 2014 01:19:40 -0800 (PST) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.93.161 with SMTP id d30ls2476831qge.4.gmail; Tue, 04 Mar 2014 01:19:39 -0800 (PST) X-Received: by 10.220.178.73 with SMTP id bl9mr50173vcb.42.1393924779956; Tue, 04 Mar 2014 01:19:39 -0800 (PST) Received: from mail-ve0-f178.google.com (mail-ve0-f178.google.com [209.85.128.178]) by mx.google.com with ESMTPS id bj3si5583710vcb.139.2014.03.04.01.19.39 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 04 Mar 2014 01:19:39 -0800 (PST) Received-SPF: neutral (google.com: 209.85.128.178 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.128.178; Received: by mail-ve0-f178.google.com with SMTP id jw12so2641413veb.9 for ; Tue, 04 Mar 2014 01:19:39 -0800 (PST) X-Received: by 10.52.237.167 with SMTP id vd7mr37333vdc.54.1393924779883; Tue, 04 Mar 2014 01:19:39 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.130.193 with SMTP id u1csp113767vcs; Tue, 4 Mar 2014 01:19:39 -0800 (PST) X-Received: by 10.69.26.228 with SMTP id jb4mr24570138pbd.83.1393924779109; Tue, 04 Mar 2014 01:19:39 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id tu7si3609463pac.19.2014.03.04.01.19.38; Tue, 04 Mar 2014 01:19:38 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756746AbaCDJTg (ORCPT + 9 others); Tue, 4 Mar 2014 04:19:36 -0500 Received: from devils.ext.ti.com ([198.47.26.153]:57675 "EHLO devils.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756742AbaCDJTe (ORCPT ); Tue, 4 Mar 2014 04:19:34 -0500 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by devils.ext.ti.com (8.13.7/8.13.7) with ESMTP id s249J5M2027955; Tue, 4 Mar 2014 03:19:05 -0600 Received: from DLEE70.ent.ti.com (dlee70.ent.ti.com [157.170.170.113]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id s249J5FJ011649; Tue, 4 Mar 2014 03:19:05 -0600 Received: from dflp33.itg.ti.com (10.64.6.16) by DLEE70.ent.ti.com (157.170.170.113) with Microsoft SMTP Server id 14.3.174.1; Tue, 4 Mar 2014 03:19:05 -0600 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id s249Il4D024729; Tue, 4 Mar 2014 03:19:03 -0600 From: Tero Kristo To: , , , , CC: , Subject: [PATCHv2 06/14] CLK: TI: gate: fixed DT binding documentation bugs Date: Tue, 4 Mar 2014 11:18:12 +0200 Message-ID: <1393924700-6510-7-git-send-email-t-kristo@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1393924700-6510-1-git-send-email-t-kristo@ti.com> References: <1393924700-6510-1-git-send-email-t-kristo@ti.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: t-kristo@ti.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.128.178 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , ti,composite-gate-clock documentation was missing, also the register offset examples were wrong. Signed-off-by: Tero Kristo --- .../devicetree/bindings/clock/ti/gate.txt | 29 +++++++++++++++++--- 1 file changed, 25 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/ti/gate.txt b/Documentation/devicetree/bindings/clock/ti/gate.txt index 125281a..03f8fde 100644 --- a/Documentation/devicetree/bindings/clock/ti/gate.txt +++ b/Documentation/devicetree/bindings/clock/ti/gate.txt @@ -25,6 +25,11 @@ Required properties: to map clockdomains properly "ti,hsdiv-gate-clock" - gate clock with OMAP36xx specific hardware handling, required for a hardware errata + "ti,composite-gate-clock" - composite gate clock, to be part of composite + clock + "ti,composite-no-wait-gate-clock" - composite gate clock that does not wait + for clock to be active before returning + from clk_enable() - #clock-cells : from common clock binding; shall be set to 0 - clocks : link to phandle of parent clock - reg : offset for register controlling adjustable gate, not needed for @@ -41,7 +46,7 @@ Examples: #clock-cells = <0>; compatible = "ti,gate-clock"; clocks = <&core_96m_fck>; - reg = <0x48004a00 0x4>; + reg = <0x0a00>; ti,bit-shift = <25>; }; @@ -57,7 +62,7 @@ Examples: #clock-cells = <0>; compatible = "ti,dss-gate-clock"; clocks = <&dpll4_m4x2_ck>; - reg = <0x48004e00 0x4>; + reg = <0x0e00>; ti,bit-shift = <0>; }; @@ -65,7 +70,7 @@ Examples: #clock-cells = <0>; compatible = "ti,am35xx-gate-clock"; clocks = <&ipss_ick>; - reg = <0x4800259c 0x4>; + reg = <0x059c>; ti,bit-shift = <1>; }; @@ -80,6 +85,22 @@ Examples: compatible = "ti,hsdiv-gate-clock"; clocks = <&dpll4_m2x2_mul_ck>; ti,bit-shift = <0x1b>; - reg = <0x48004d00 0x4>; + reg = <0x0d00>; ti,set-bit-to-disable; }; + + vlynq_gate_fck: vlynq_gate_fck { + #clock-cells = <0>; + compatible = "ti,composite-gate-clock"; + clocks = <&core_ck>; + ti,bit-shift = <3>; + reg = <0x0200>; + }; + + sys_clkout2_src_gate: sys_clkout2_src_gate { + #clock-cells = <0>; + compatible = "ti,composite-no-wait-gate-clock"; + clocks = <&core_ck>; + ti,bit-shift = <15>; + reg = <0x0070>; + };