From patchwork Fri Feb 28 09:22:58 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tero Kristo X-Patchwork-Id: 25519 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pb0-f72.google.com (mail-pb0-f72.google.com [209.85.160.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id B8331203C5 for ; Fri, 28 Feb 2014 09:24:33 +0000 (UTC) Received: by mail-pb0-f72.google.com with SMTP id jt11sf1018654pbb.11 for ; Fri, 28 Feb 2014 01:24:32 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=n7LJs729veuLWmDvKkHKGmsVYEtF9axlAAFXO1j9nTY=; b=PrfFVLc6SJ/0MGVK5x25NT9m/YdB23+vuqhZ3sX5urUh+v3a478xT/yUSmUXDS4w0J eMpsKGI9B78R1XkW7RIXfX6YJWazoyJLlQXscSL1vdiVSLFLm5dwwVMuyO70ByYJ62M2 SBVUQJV96NfV6mLUjYwwR8UGI63+5CgRyM8uefASi1Es/JfHPgiI985ZrxN1wSS5ueji l9s7I3YWOtBVOnULUTnCQ+BAsNbN+zlXI+Yj3wbQfwS82m1JEmVQ7BCgoMn6kTxf3Jyq iNQ3bVv0jbQhWhevRwLLMxu+OWBMrQ8oTSvPYgWQ8FjZPh5AlMJ50EBLhFZ/qUeiJYgZ lRFQ== X-Gm-Message-State: ALoCoQlIGE9j8FLH2hQqVu/IIwsFc8XvzgLPdcCelD7psjvSNHKxBVis6xN3/99uhTOT6r4fF8QG X-Received: by 10.66.159.36 with SMTP id wz4mr752908pab.14.1393579472860; Fri, 28 Feb 2014 01:24:32 -0800 (PST) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.33.203 with SMTP id j69ls887582qgj.27.gmail; Fri, 28 Feb 2014 01:24:32 -0800 (PST) X-Received: by 10.52.107.35 with SMTP id gz3mr12371315vdb.8.1393579472707; Fri, 28 Feb 2014 01:24:32 -0800 (PST) Received: from mail-vc0-f171.google.com (mail-vc0-f171.google.com [209.85.220.171]) by mx.google.com with ESMTPS id fx7si1654076vcb.45.2014.02.28.01.24.32 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 28 Feb 2014 01:24:32 -0800 (PST) Received-SPF: neutral (google.com: 209.85.220.171 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.171; Received: by mail-vc0-f171.google.com with SMTP id le5so451706vcb.30 for ; Fri, 28 Feb 2014 01:24:32 -0800 (PST) X-Received: by 10.220.147.16 with SMTP id j16mr1600173vcv.28.1393579472635; Fri, 28 Feb 2014 01:24:32 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.130.193 with SMTP id u1csp40806vcs; Fri, 28 Feb 2014 01:24:32 -0800 (PST) X-Received: by 10.66.158.35 with SMTP id wr3mr2341118pab.126.1393579471872; Fri, 28 Feb 2014 01:24:31 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id zj6si1306859pac.233.2014.02.28.01.24.31; Fri, 28 Feb 2014 01:24:31 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751510AbaB1JYa (ORCPT + 9 others); Fri, 28 Feb 2014 04:24:30 -0500 Received: from bear.ext.ti.com ([192.94.94.41]:59079 "EHLO bear.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751240AbaB1JY1 (ORCPT ); Fri, 28 Feb 2014 04:24:27 -0500 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by bear.ext.ti.com (8.13.7/8.13.7) with ESMTP id s1S9O1KF011998; Fri, 28 Feb 2014 03:24:01 -0600 Received: from DFLE73.ent.ti.com (dfle73.ent.ti.com [128.247.5.110]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id s1S9O1cq003124; Fri, 28 Feb 2014 03:24:01 -0600 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE73.ent.ti.com (128.247.5.110) with Microsoft SMTP Server id 14.3.174.1; Fri, 28 Feb 2014 03:24:00 -0600 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s1S9NhsC015360; Fri, 28 Feb 2014 03:23:59 -0600 From: Tero Kristo To: , , , , CC: , Subject: [PATCH 06/12] CLK: TI: gate: fixed DT binding documentation bugs Date: Fri, 28 Feb 2014 11:22:58 +0200 Message-ID: <1393579384-23440-7-git-send-email-t-kristo@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1393579384-23440-1-git-send-email-t-kristo@ti.com> References: <1393579384-23440-1-git-send-email-t-kristo@ti.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: t-kristo@ti.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.171 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , ti,composite-gate-clock documentation was missing, also the register offset examples were wrong. Signed-off-by: Tero Kristo --- .../devicetree/bindings/clock/ti/gate.txt | 29 +++++++++++++++++--- 1 file changed, 25 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/ti/gate.txt b/Documentation/devicetree/bindings/clock/ti/gate.txt index 125281a..03f8fde 100644 --- a/Documentation/devicetree/bindings/clock/ti/gate.txt +++ b/Documentation/devicetree/bindings/clock/ti/gate.txt @@ -25,6 +25,11 @@ Required properties: to map clockdomains properly "ti,hsdiv-gate-clock" - gate clock with OMAP36xx specific hardware handling, required for a hardware errata + "ti,composite-gate-clock" - composite gate clock, to be part of composite + clock + "ti,composite-no-wait-gate-clock" - composite gate clock that does not wait + for clock to be active before returning + from clk_enable() - #clock-cells : from common clock binding; shall be set to 0 - clocks : link to phandle of parent clock - reg : offset for register controlling adjustable gate, not needed for @@ -41,7 +46,7 @@ Examples: #clock-cells = <0>; compatible = "ti,gate-clock"; clocks = <&core_96m_fck>; - reg = <0x48004a00 0x4>; + reg = <0x0a00>; ti,bit-shift = <25>; }; @@ -57,7 +62,7 @@ Examples: #clock-cells = <0>; compatible = "ti,dss-gate-clock"; clocks = <&dpll4_m4x2_ck>; - reg = <0x48004e00 0x4>; + reg = <0x0e00>; ti,bit-shift = <0>; }; @@ -65,7 +70,7 @@ Examples: #clock-cells = <0>; compatible = "ti,am35xx-gate-clock"; clocks = <&ipss_ick>; - reg = <0x4800259c 0x4>; + reg = <0x059c>; ti,bit-shift = <1>; }; @@ -80,6 +85,22 @@ Examples: compatible = "ti,hsdiv-gate-clock"; clocks = <&dpll4_m2x2_mul_ck>; ti,bit-shift = <0x1b>; - reg = <0x48004d00 0x4>; + reg = <0x0d00>; ti,set-bit-to-disable; }; + + vlynq_gate_fck: vlynq_gate_fck { + #clock-cells = <0>; + compatible = "ti,composite-gate-clock"; + clocks = <&core_ck>; + ti,bit-shift = <3>; + reg = <0x0200>; + }; + + sys_clkout2_src_gate: sys_clkout2_src_gate { + #clock-cells = <0>; + compatible = "ti,composite-no-wait-gate-clock"; + clocks = <&core_ck>; + ti,bit-shift = <15>; + reg = <0x0070>; + };