From patchwork Mon Dec 27 13:35:47 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 528489 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 24E18C43219 for ; Mon, 27 Dec 2021 13:36:08 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236816AbhL0NgG (ORCPT ); Mon, 27 Dec 2021 08:36:06 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:54584 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236823AbhL0NgE (ORCPT ); Mon, 27 Dec 2021 08:36:04 -0500 Received: from mail-lj1-f197.google.com (mail-lj1-f197.google.com [209.85.208.197]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 715974000D for ; Mon, 27 Dec 2021 13:36:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640612163; bh=oGE8+PkJuWqDrKE6+d8+2gthXnHr3q/vecIpexN8XNM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=A/Ma89W7+3kWK3pPagrOUcVcBd7WNfxciTxjaJQ/hPRjUlkfwWTZb8KzY9JZGeHkj TtFQrsxshUGmQxCc6pecwoEUcfoGhpcao/afLwli1etF9u9ghghcFiHPqzJV7kQChS yGPaXOCz94AwwZMOBhToZcFI9MRLRuBtxQd+luENiE/ZuD2B1CwCePOcoqFisE6VK7 jeeXSvD8Au2OpjkW/+DMrUFKz8+/5NREy5SEWz+umfMc2U/86lFOcEZ8wtjnMAGwra 5/B8u7BF3DYSBeYV5lG/j27R/54Xw3cIZymjXVAwXR2B+rsm9e30Q5WDA575I7m/jT 3bFbsh82s5sIA== Received: by mail-lj1-f197.google.com with SMTP id u9-20020a05651c140900b0022dd165d92bso1407029lje.4 for ; Mon, 27 Dec 2021 05:36:03 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=oGE8+PkJuWqDrKE6+d8+2gthXnHr3q/vecIpexN8XNM=; b=OymA7IaarkA94/aQ4kMIpG78s+W5SaLvjrfi70OBAyea4nmJs0Cd0Q5+LY56nSInk9 hmjDEWz1/2ygYk2P8uq0gM3DbEoGJIVkcfxXzbmlYVUzLxjl+S83hXCgNESRVSnokH4+ H+x6p7wtfrvr1wXr6E4rPUy2t7Ajm0jtgHKYOBE3XTYKqlRUg/Po7w0C0OLWKBfIXBXZ U1TZwdZmsM6koifLRfb7v/UiW1Z1DyXJdwoB6c3gviX8uILwm6zK1jdxTxD9KrMz+NzU 5rXcJlk4zdfEJ+LzDptp7xhy1oi5KxJINfAiKVRAQfqmKbtdTnMHs5hkKesiP7COtOPe ra6w== X-Gm-Message-State: AOAM533oQ892pbKft090LvM/WzufZSbdqNiFBSbLEXvU+4+9Tuj2XwpG DvBtePh3sLzTNwLHVwCNPM51EvNdKIZ1bngR7hWHxOSBIkCrqwb6qpSkgN2VvirQv0vwB7V4FgB +q4L7M9Hvh/fCzAh4rp60TZaTV7NmO5uFSdH3pw== X-Received: by 2002:a05:6512:3391:: with SMTP id h17mr15749072lfg.646.1640612162885; Mon, 27 Dec 2021 05:36:02 -0800 (PST) X-Google-Smtp-Source: ABdhPJzJmeFRyQ9NYY7GmLmgjrSh1Xye8b5U/JAgM4Oa91imAYxlVkDhOgwM/hmySIhkAGyWAkk0JA== X-Received: by 2002:a05:6512:3391:: with SMTP id h17mr15749060lfg.646.1640612162708; Mon, 27 Dec 2021 05:36:02 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id g18sm800107ljj.124.2021.12.27.05.36.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Dec 2021 05:36:02 -0800 (PST) From: Krzysztof Kozlowski To: Rob Herring , Michael Turquette , Stephen Boyd , Ulf Hansson , Dinh Nguyen , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-mmc@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH 08/19] dt-bindings: clock: intel,stratix10: convert to dtschema Date: Mon, 27 Dec 2021 14:35:47 +0100 Message-Id: <20211227133558.135185-2-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211227133131.134369-1-krzysztof.kozlowski@canonical.com> References: <20211227133131.134369-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-mmc@vger.kernel.org Convert the Intel Stratix 10 clock controller bindings to DT schema format. Signed-off-by: Krzysztof Kozlowski --- .../bindings/clock/intc_stratix10.txt | 20 ----------- .../bindings/clock/intel,stratix10.yaml | 35 +++++++++++++++++++ 2 files changed, 35 insertions(+), 20 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/intc_stratix10.txt create mode 100644 Documentation/devicetree/bindings/clock/intel,stratix10.yaml diff --git a/Documentation/devicetree/bindings/clock/intc_stratix10.txt b/Documentation/devicetree/bindings/clock/intc_stratix10.txt deleted file mode 100644 index 9f4ec5cb5c6b..000000000000 --- a/Documentation/devicetree/bindings/clock/intc_stratix10.txt +++ /dev/null @@ -1,20 +0,0 @@ -Device Tree Clock bindings for Intel's SoCFPGA Stratix10 platform - -This binding uses the common clock binding[1]. - -[1] Documentation/devicetree/bindings/clock/clock-bindings.txt - -Required properties: -- compatible : shall be - "intel,stratix10-clkmgr" - -- reg : shall be the control register offset from CLOCK_MANAGER's base for the clock. - -- #clock-cells : from common clock binding, shall be set to 1. - -Example: - clkmgr: clock-controller@ffd10000 { - compatible = "intel,stratix10-clkmgr"; - reg = <0xffd10000 0x1000>; - #clock-cells = <1>; - }; diff --git a/Documentation/devicetree/bindings/clock/intel,stratix10.yaml b/Documentation/devicetree/bindings/clock/intel,stratix10.yaml new file mode 100644 index 000000000000..f506e3db9782 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/intel,stratix10.yaml @@ -0,0 +1,35 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/intel,stratix10.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel SoCFPGA Stratix10 platform clock controller binding + +maintainers: + - Dinh Nguyen + +properties: + compatible: + const: intel,stratix10-clkmgr + + '#clock-cells': + const: 1 + + reg: + maxItems: 1 + +required: + - compatible + - reg + - '#clock-cells' + +additionalProperties: false + +examples: + - | + clock-controller@ffd10000 { + compatible = "intel,stratix10-clkmgr"; + reg = <0xffd10000 0x1000>; + #clock-cells = <1>; + };