From patchwork Sun Jul 13 06:29:31 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mollie Wu X-Patchwork-Id: 33539 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ob0-f200.google.com (mail-ob0-f200.google.com [209.85.214.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id A6DD320CB3 for ; Sun, 13 Jul 2014 06:30:17 +0000 (UTC) Received: by mail-ob0-f200.google.com with SMTP id nu7sf16157248obb.11 for ; Sat, 12 Jul 2014 23:30:17 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=noYbh0j41P9+LiWAYsqalzLrKdygkdQiAl7N0RfeYQU=; b=lpoKSBkClc9vDb60cS26wwB9kMpd5ErUJw6KgZ+dJUPb3k7b/TvkyxDc/nAc3+2eFf eq4pGE9qPoMjyePSHoY9XFDDuwuZUhRradssamZdBX3vtDJWkO0I6IxQouDQkcDUpRpE Xt/G1nH+NSd/aLk+bjr83+X8lOxXIHckC66MqlfD/S3Rz+bqqKAzX8/LPU0V89hO++qv OeXNaP9eg6cvskPhJwQ3Ct2Ksl1zlzllkpfKJbnEe3QD2QPW9dR8X6g9sa47WolYJjIm 2KQusrPTqfNrdHQXrS7kycUHreUgne7avf2q0zpdgUFlAEUTgvKZ0xFBBppQUqnidF8T 61fw== X-Gm-Message-State: ALoCoQlo4IzxL+lPktFxbKkrPJWayOwRmolUTx5zTeUZTsv8aC6XZFlqVZMeNCs1A+iqrmHoIrmE X-Received: by 10.50.120.100 with SMTP id lb4mr6849115igb.5.1405233017105; Sat, 12 Jul 2014 23:30:17 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.82.35 with SMTP id g32ls762449qgd.53.gmail; Sat, 12 Jul 2014 23:30:17 -0700 (PDT) X-Received: by 10.220.251.134 with SMTP id ms6mr9276687vcb.10.1405233016994; Sat, 12 Jul 2014 23:30:16 -0700 (PDT) Received: from mail-vc0-f169.google.com (mail-vc0-f169.google.com [209.85.220.169]) by mx.google.com with ESMTPS id ui10si4199588vec.54.2014.07.12.23.30.16 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sat, 12 Jul 2014 23:30:16 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.169 as permitted sender) client-ip=209.85.220.169; Received: by mail-vc0-f169.google.com with SMTP id la4so5171706vcb.28 for ; Sat, 12 Jul 2014 23:30:16 -0700 (PDT) X-Received: by 10.220.2.136 with SMTP id 8mr9052700vcj.17.1405233016884; Sat, 12 Jul 2014 23:30:16 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp45193vcb; Sat, 12 Jul 2014 23:30:16 -0700 (PDT) X-Received: by 10.70.91.16 with SMTP id ca16mr8299642pdb.52.1405233015563; Sat, 12 Jul 2014 23:30:15 -0700 (PDT) Received: from mail-pd0-f171.google.com (mail-pd0-f171.google.com [209.85.192.171]) by mx.google.com with ESMTPS id pj10si2862080pdb.211.2014.07.12.23.30.15 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sat, 12 Jul 2014 23:30:15 -0700 (PDT) Received-SPF: pass (google.com: domain of mollie.wu@linaro.org designates 209.85.192.171 as permitted sender) client-ip=209.85.192.171; Received: by mail-pd0-f171.google.com with SMTP id z10so1288334pdj.2 for ; Sat, 12 Jul 2014 23:30:15 -0700 (PDT) X-Received: by 10.70.44.168 with SMTP id f8mr2609469pdm.97.1405233015134; Sat, 12 Jul 2014 23:30:15 -0700 (PDT) Received: from localhost.localdomain (123-192-197-11.dynamic.kbronet.com.tw. [123.192.197.11]) by mx.google.com with ESMTPSA id kt2sm6944038pbc.83.2014.07.12.23.30.11 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sat, 12 Jul 2014 23:30:14 -0700 (PDT) From: Mollie Wu To: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: andy.green@linaro.org, patches@linaro.org, jaswinder.singh@linaro.org, linux@arm.linux.org.uk, arnd@arndb.de, olof@lixom.net, chris@printf.net, anton@enomsg.org, mark.rutland@arm.com, robh+dt@kernel.org, pawel.moll@arm.com, Mollie Wu , Vincent Yang , Tetsuya Takinishi Subject: [PATCH 2/8] mmc: sdhci: host: add new f_sdh30 Date: Sun, 13 Jul 2014 14:29:31 +0800 Message-Id: <1405232971-4607-1-git-send-email-mollie.wu@linaro.org> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: References: X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: mollie.wu@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.169 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds new host controller driver for Fujitsu SDHCI controller f_sdh30. Signed-off-by: Vincent Yang Cc: Arnd Bergmann Cc: Olof Cc: Russell King Signed-off-by: Tetsuya Takinishi Signed-off-by: Mollie Wu --- .../devicetree/bindings/mmc/sdhci-fujitsu.txt | 36 ++ drivers/mmc/host/Kconfig | 7 + drivers/mmc/host/Makefile | 1 + drivers/mmc/host/sdhci_f_sdh30.c | 380 +++++++++++++++++++++ 4 files changed, 424 insertions(+) create mode 100644 Documentation/devicetree/bindings/mmc/sdhci-fujitsu.txt create mode 100644 drivers/mmc/host/sdhci_f_sdh30.c diff --git a/Documentation/devicetree/bindings/mmc/sdhci-fujitsu.txt b/Documentation/devicetree/bindings/mmc/sdhci-fujitsu.txt new file mode 100644 index 0000000..34f20c9 --- /dev/null +++ b/Documentation/devicetree/bindings/mmc/sdhci-fujitsu.txt @@ -0,0 +1,36 @@ +* Fujitsu SDHCI controller + +This file documents differences between the core properties in mmc.txt +and the properties used by the sdhci_f_sdh30 driver. + +Required properties: +- compatible: "fujitsu,f-sdh30" +- voltage-ranges : This is a list of pairs. In each pair, two cells + are required. First cell specifies minimum slot voltage (mV), second + cell specifies maximum slot voltage (mV). In case of supported voltage + range is discontinuous, several ranges could be specified as a list. + +Optional properties: +- pwr-mux-gpios: This is one optional gpio for controlling a power mux + which switches between two power supplies. 3.3V is selected when gpio + is high, and 1.8V is selected when gpio is low. This voltage is used + for signal level. +- clocks: Must contain an entry for each entry in clock-names. It is a + list of phandles and clock-specifier pairs. + See ../clocks/clock-bindings.txt for details. +- clock-names: Should contain the following two entries: + "sd_sd4clk" - clock primarily used for tuning process + "sd_bclk" - base clock for sdhci controller + +Example: + + sdhci1: sdio@36600000 { + compatible = "fujitsu,f-sdh30"; + reg = <0 0x36600000 0x1000>; + interrupts = <0 172 0x4>, + <0 173 0x4>; + voltage-ranges = <1800 1800>, <3300 3300>; + pwr-mux-gpios = <&gpio0 7 0>; + clocks = <&clk_hdmi_2_0>, <&clk_hdmi_3_0>; + clock-names = "sd_sd4clk", "sd_bclk"; + }; diff --git a/drivers/mmc/host/Kconfig b/drivers/mmc/host/Kconfig index a565254..1d5975c 100644 --- a/drivers/mmc/host/Kconfig +++ b/drivers/mmc/host/Kconfig @@ -279,6 +279,13 @@ config MMC_SDHCI_BCM2835 This selects the BCM2835 SD/MMC controller. If you have a BCM2835 platform with SD or MMC devices, say Y or M here. +config MMC_SDHCI_F_SDH30 + tristate "SDHCI support for Fujitsu Semiconductor F_SDH30" + depends on MMC_SDHCI && ARCH_MB86S7X + help + This selects the Secure Digital Host Controller Interface (SDHCI) + Needed by some Fujitsu SoC for MMC / SD / SDIO support. + If you have a controller with this interface, say Y or M here. If unsure, say N. config MMC_MOXART diff --git a/drivers/mmc/host/Makefile b/drivers/mmc/host/Makefile index 7f81ddf..a4c89e5 100644 --- a/drivers/mmc/host/Makefile +++ b/drivers/mmc/host/Makefile @@ -15,6 +15,7 @@ obj-$(CONFIG_MMC_SDHCI_PXAV3) += sdhci-pxav3.o obj-$(CONFIG_MMC_SDHCI_PXAV2) += sdhci-pxav2.o obj-$(CONFIG_MMC_SDHCI_S3C) += sdhci-s3c.o obj-$(CONFIG_MMC_SDHCI_SIRF) += sdhci-sirf.o +obj-$(CONFIG_MMC_SDHCI_F_SDH30) += sdhci_f_sdh30.o obj-$(CONFIG_MMC_SDHCI_SPEAR) += sdhci-spear.o obj-$(CONFIG_MMC_WBSD) += wbsd.o obj-$(CONFIG_MMC_AU1X) += au1xmmc.o diff --git a/drivers/mmc/host/sdhci_f_sdh30.c b/drivers/mmc/host/sdhci_f_sdh30.c new file mode 100644 index 0000000..8d23f2d --- /dev/null +++ b/drivers/mmc/host/sdhci_f_sdh30.c @@ -0,0 +1,380 @@ +/* + * linux/drivers/mmc/host/sdhci_f_sdh30.c + * + * Copyright (C) 2013 - 2014 Fujitsu Semiconductor, Ltd + * Vincent Yang + * Copyright (C) 2014 Linaro Ltd Andy Green + * + * This program is free software: you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation, version 2 of the License. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "sdhci.h" +#include "sdhci-pltfm.h" +#include "../core/core.h" + +#define DRIVER_NAME "f_sdh30" + +/* F_SDH30 extended Controller registers */ +#define F_SDH30_AHB_CONFIG 0x100 +#define F_SDH30_AHB_BIGED 0x00000040 +#define F_SDH30_BUSLOCK_DMA 0x00000020 +#define F_SDH30_BUSLOCK_EN 0x00000010 +#define F_SDH30_SIN 0x00000008 +#define F_SDH30_AHB_INCR_16 0x00000004 +#define F_SDH30_AHB_INCR_8 0x00000002 +#define F_SDH30_AHB_INCR_4 0x00000001 + +#define F_SDH30_TUNING_SETTING 0x108 +#define F_SDH30_CMD_CHK_DIS 0x00010000 + +#define F_SDH30_IO_CONTROL2 0x114 +#define F_SDH30_CRES_O_DN 0x00080000 +#define F_SDH30_MSEL_O_1_8 0x00040000 + +#define F_SDH30_ESD_CONTROL 0x124 +#define F_SDH30_EMMC_RST 0x00000002 +#define F_SDH30_EMMC_HS200 0x01000000 + +#define F_SDH30_CMD_DAT_DELAY 0x200 + +#define F_SDH30_MIN_CLOCK 400000 + +struct f_sdhost_priv { + struct clk *clk_sd4; + struct clk *clk_b; + int gpio_select_1v8; + u32 vendor_hs200; + struct device *dev; +}; + +void sdhci_f_sdh30_soft_voltage_switch(struct sdhci_host *host) +{ + struct f_sdhost_priv *priv = sdhci_priv(host); + u32 ctrl = 0; + + usleep_range(2500, 3000); + ctrl = sdhci_readl(host, F_SDH30_IO_CONTROL2); + ctrl |= F_SDH30_CRES_O_DN; + sdhci_writel(host, ctrl, F_SDH30_IO_CONTROL2); + ctrl |= F_SDH30_MSEL_O_1_8; + sdhci_writel(host, ctrl, F_SDH30_IO_CONTROL2); + + if (gpio_is_valid(priv->gpio_select_1v8)) { + dev_info(priv->dev, "%s: setting gpio\n", __func__); + gpio_direction_output(priv->gpio_select_1v8, 0); + } + + ctrl &= ~F_SDH30_CRES_O_DN; + sdhci_writel(host, ctrl, F_SDH30_IO_CONTROL2); + usleep_range(2500, 3000); + + if (priv->vendor_hs200) { + dev_info(priv->dev, "%s: setting hs200\n", __func__); + ctrl = sdhci_readl(host, F_SDH30_ESD_CONTROL); + ctrl |= priv->vendor_hs200; + sdhci_writel(host, ctrl, F_SDH30_ESD_CONTROL); + } + + ctrl = sdhci_readl(host, F_SDH30_TUNING_SETTING); + ctrl |= F_SDH30_CMD_CHK_DIS; + sdhci_writel(host, ctrl, F_SDH30_TUNING_SETTING); +} + +unsigned int sdhci_f_sdh30_get_min_clock(struct sdhci_host *host) +{ + return F_SDH30_MIN_CLOCK; +} + +void sdhci_f_sdh30_reset(struct sdhci_host *host, u8 mask) +{ + struct f_sdhost_priv *priv = sdhci_priv(host); + + if (gpio_is_valid(priv->gpio_select_1v8)) + gpio_direction_output(priv->gpio_select_1v8, 1); + + if (sdhci_readw(host, SDHCI_CLOCK_CONTROL) == 0) { + sdhci_writew(host, 0xBC01, SDHCI_CLOCK_CONTROL); + mmiowb(); + } + + sdhci_reset(host, mask); +} + +static const struct sdhci_ops sdhci_f_sdh30_ops = { + .voltage_switch = sdhci_f_sdh30_soft_voltage_switch, + .get_min_clock = sdhci_f_sdh30_get_min_clock, + .reset = sdhci_f_sdh30_reset, + .set_clock = sdhci_set_clock, + .set_bus_width = sdhci_set_bus_width, + .set_uhs_signaling = sdhci_set_uhs_signaling, +}; + +static int sdhci_f_sdh30_probe(struct platform_device *pdev) +{ + struct sdhci_host *host; + struct device *dev = &pdev->dev; + int irq, ctrl = 0, ret = 0; + struct f_sdhost_priv *priv; + u32 reg = 0, bus_width; + + irq = platform_get_irq(pdev, 0); + if (irq < 0) { + dev_err(dev, "%s: no irq specified\n", __func__); + ret = irq; + goto err; + } + + host = sdhci_alloc_host(dev, sizeof(struct sdhci_host) + + sizeof(struct f_sdhost_priv)); + if (IS_ERR(host)) { + dev_err(dev, "%s: host allocate error\n", __func__); + ret = -ENOMEM; + goto err; + } + priv = sdhci_priv(host); + priv->dev = dev; + + host->quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC | + SDHCI_QUIRK_INVERTED_WRITE_PROTECT; + host->quirks2 = SDHCI_QUIRK2_SUPPORT_SINGLE | + SDHCI_QUIRK2_VOLTAGE_SWITCH | + SDHCI_QUIRK2_TUNING_WORK_AROUND; + + if (!of_property_read_u32(pdev->dev.of_node, "bus-width", &bus_width)) { + switch (bus_width) { + case 8: + dev_info(dev, "Applying 8 bit bus width\n"); + host->mmc->caps |= MMC_CAP_8_BIT_DATA; + break; + case 4: + dev_info(dev, "Applying 4 bit bus width\n"); + host->mmc->caps |= MMC_CAP_4_BIT_DATA; + break; + case 1: + default: + dev_err(dev, "Invalid bus width: %u\n", bus_width); + break; + } + } + + ret = mmc_of_parse_voltage(pdev->dev.of_node, &host->ocr_mask); + if (ret) { + dev_err(dev, "%s: parse voltage error\n", __func__); + goto err_voltage; + } + + host->hw_name = DRIVER_NAME; + host->ops = &sdhci_f_sdh30_ops; + host->irq = irq; + + host->ioaddr = of_iomap(pdev->dev.of_node, 0); + if (!host->ioaddr) { + dev_err(dev, "%s: failed to remap registers\n", __func__); + ret = -ENXIO; + goto err_remap; + } + + priv->clk_sd4 = clk_get(&pdev->dev, "sd_sd4clk"); + if (!IS_ERR(priv->clk_sd4)) { + ret = clk_prepare_enable(priv->clk_sd4); + if (ret < 0) { + dev_err(dev, "Failed to enable sd4 clock: %d\n", ret); + goto err_clk1; + } + } + priv->clk_b = clk_get(&pdev->dev, "sd_bclk"); + if (!IS_ERR(priv->clk_b)) { + ret = clk_prepare_enable(priv->clk_b); + if (ret < 0) { + dev_err(dev, "Failed to enable clk_b clock: %d\n", ret); + goto err_clk2; + } + } + + /* optional */ + priv->gpio_select_1v8 = of_get_named_gpio(pdev->dev.of_node, + "pwr-mux-gpios", 0); + if (gpio_is_valid(priv->gpio_select_1v8)) { + ret = gpio_request(priv->gpio_select_1v8, "sdhci"); + if (unlikely(ret)) { + dev_err(dev, " gpio %d request failed ", + priv->gpio_select_1v8); + goto err_gpio; + } + /* initially 3.3V */ + ret = gpio_direction_output(priv->gpio_select_1v8, 1); + if (unlikely(ret)) { + dev_err(dev, "failed to set phy_enable gpio\n"); + goto err_gpio; + } + } + + platform_set_drvdata(pdev, host); + +#ifdef CONFIG_PM_RUNTIME + pm_runtime_enable(&pdev->dev); + ret = pm_runtime_get_sync(&pdev->dev); + if (ret < 0) + dev_err(dev, "Failed to pm_runtime_get_sync: %d\n", ret); +#endif + + ret = sdhci_add_host(host); + if (ret) { + dev_err(dev, "%s: host add error\n", __func__); + goto err_add_host; + } + + /* init vendor specific regs */ + ctrl = sdhci_readw(host, F_SDH30_AHB_CONFIG); + ctrl |= F_SDH30_SIN | F_SDH30_AHB_INCR_16 | F_SDH30_AHB_INCR_8 | + F_SDH30_AHB_INCR_4; + ctrl &= ~(F_SDH30_AHB_BIGED | F_SDH30_BUSLOCK_EN); + sdhci_writew(host, ctrl, F_SDH30_AHB_CONFIG); + mmiowb(); + + reg = sdhci_readl(host, F_SDH30_ESD_CONTROL); + sdhci_writel(host, reg & ~F_SDH30_EMMC_RST, F_SDH30_ESD_CONTROL); + msleep(20); + sdhci_writel(host, reg | F_SDH30_EMMC_RST, F_SDH30_ESD_CONTROL); + mmiowb(); + + reg = sdhci_readl(host, SDHCI_CAPABILITIES); + if (reg & SDHCI_CAN_DO_8BIT) + priv->vendor_hs200 = F_SDH30_EMMC_HS200; + else + priv->vendor_hs200 = 0; + + return 0; + +err_add_host: + if (gpio_is_valid(priv->gpio_select_1v8)) { + gpio_direction_output(priv->gpio_select_1v8, 1); + gpio_free(priv->gpio_select_1v8); + } +err_gpio: + clk_put(priv->clk_b); +err_clk2: + clk_put(priv->clk_sd4); +err_clk1: + iounmap(host->ioaddr); +err_remap: +err_voltage: + sdhci_free_host(host); +err: + return ret; +} + +static int sdhci_f_sdh30_remove(struct platform_device *pdev) +{ + struct sdhci_host *host = platform_get_drvdata(pdev); + struct f_sdhost_priv *priv = sdhci_priv(host); + struct resource *iomem = platform_get_resource(pdev, IORESOURCE_MEM, 0); + + sdhci_remove_host(host, readl(host->ioaddr + SDHCI_INT_STATUS) == + 0xffffffff); + iounmap(host->ioaddr); + release_mem_region(iomem->start, resource_size(iomem)); + + clk_disable_unprepare(priv->clk_sd4); + clk_disable_unprepare(priv->clk_b); + + clk_put(priv->clk_b); + clk_put(priv->clk_sd4); + + if (gpio_is_valid(priv->gpio_select_1v8)) { + gpio_direction_output(priv->gpio_select_1v8, 1); + gpio_free(priv->gpio_select_1v8); + } + + sdhci_free_host(host); + platform_set_drvdata(pdev, NULL); + + return 0; +} + +#ifdef CONFIG_PM_SLEEP +static int sdhci_f_sdh30_suspend(struct device *dev) +{ + struct sdhci_host *host = dev_get_drvdata(dev); + + return sdhci_suspend_host(host); +} + +static int sdhci_f_sdh30_resume(struct device *dev) +{ + struct sdhci_host *host = dev_get_drvdata(dev); + + return sdhci_resume_host(host); +} +#endif + +#ifdef CONFIG_PM_RUNTIME +static int sdhci_f_sdh30_runtime_suspend(struct device *dev) +{ + struct sdhci_host *host = dev_get_drvdata(dev); + + return sdhci_runtime_suspend_host(host); +} + +static int sdhci_f_sdh30_runtime_resume(struct device *dev) +{ + struct sdhci_host *host = dev_get_drvdata(dev); + + return sdhci_runtime_resume_host(host); +} +#endif + +#ifdef CONFIG_PM +static const struct dev_pm_ops sdhci_f_sdh30_pmops = { + SET_SYSTEM_SLEEP_PM_OPS(sdhci_f_sdh30_suspend, sdhci_f_sdh30_resume) + SET_RUNTIME_PM_OPS(sdhci_f_sdh30_runtime_suspend, + sdhci_f_sdh30_runtime_resume, NULL) +}; + +#define SDHCI_F_SDH30_PMOPS (&sdhci_f_sdh30_pmops) + +#else +#define SDHCI_F_SDH30_PMOPS NULL +#endif + +static const struct of_device_id f_sdh30_dt_ids[] = { + { .compatible = "fujitsu,f-sdh30" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, f_sdh30_dt_ids); + +static struct platform_driver sdhci_f_sdh30_driver = { + .driver = { + .name = DRIVER_NAME, + .owner = THIS_MODULE, + .of_match_table = f_sdh30_dt_ids, +#ifdef CONFIG_PM_SLEEP + .pm = SDHCI_F_SDH30_PMOPS, +#endif + }, + .probe = sdhci_f_sdh30_probe, + .remove = sdhci_f_sdh30_remove, +}; + +module_platform_driver(sdhci_f_sdh30_driver); + +MODULE_DESCRIPTION("F_SDH30 SD Card Controller driver"); +MODULE_LICENSE("GPL v2"); +MODULE_AUTHOR("FUJITSU SEMICONDUCTOR LTD."); +MODULE_ALIAS("platform: " DRIVER_NAME);