From patchwork Wed Jun 4 16:07:27 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 31370 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-oa0-f72.google.com (mail-oa0-f72.google.com [209.85.219.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id D130A203AC for ; Wed, 4 Jun 2014 16:07:48 +0000 (UTC) Received: by mail-oa0-f72.google.com with SMTP id l6sf44608794oag.3 for ; Wed, 04 Jun 2014 09:07:48 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=eB4JIRKa/P4W7P+/4Z554JL+yYEeIG+KlQsBDHiKHJg=; b=GLEW+6ZRwzSrn5ymXN3foUq37mpS2AImUkee75c8tE7wsxy+ap9q8GZ60psbSrhIe3 IyYiJouky5BX5ByhqhztjNzWYOVjqKaNIGPzaA8Hz7TKtui/pqaUQgAJnQJIuvV6yDIK GgftNorNOe9magLy8lZZ1RejVUnZzWzathcL4gY5JV+/w81jiF6TSxCpYbwShAo8wK5K hSFvC3MJy48FpQmTuUC9MeeDTCfLENf4JCcgDwdGs0u6XtxnIVDYP0DVxsg76ZaBn1Ly GrjqLB1iyOW1bKrS91065tp7hpTLKbbAs0TZfzdfcA2G1UoH32RttZ+L7w2pg1iYM+5O 9uCg== X-Gm-Message-State: ALoCoQmvIuX+eeOoTcuYX8k28zWH0QtgmabdSoBK6bz5PCcvr2gDXS3O8WeDNpJ+iIzAL2fV6d5B X-Received: by 10.182.51.228 with SMTP id n4mr22916825obo.28.1401898067990; Wed, 04 Jun 2014 09:07:47 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.42.111 with SMTP id b102ls3207368qga.31.gmail; Wed, 04 Jun 2014 09:07:47 -0700 (PDT) X-Received: by 10.52.153.229 with SMTP id vj5mr15387917vdb.34.1401898067851; Wed, 04 Jun 2014 09:07:47 -0700 (PDT) Received: from mail-ve0-f175.google.com (mail-ve0-f175.google.com [209.85.128.175]) by mx.google.com with ESMTPS id ez8si1959334vdc.81.2014.06.04.09.07.47 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 04 Jun 2014 09:07:47 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.175 as permitted sender) client-ip=209.85.128.175; Received: by mail-ve0-f175.google.com with SMTP id jw12so9000011veb.20 for ; Wed, 04 Jun 2014 09:07:47 -0700 (PDT) X-Received: by 10.52.25.130 with SMTP id c2mr33324153vdg.27.1401898067734; Wed, 04 Jun 2014 09:07:47 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.54.6 with SMTP id vs6csp56795vcb; Wed, 4 Jun 2014 09:07:47 -0700 (PDT) X-Received: by 10.68.203.233 with SMTP id kt9mr65569866pbc.61.1401898066804; Wed, 04 Jun 2014 09:07:46 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id il2si6719731pbc.87.2014.06.04.09.07.46; Wed, 04 Jun 2014 09:07:46 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752736AbaFDQHn (ORCPT + 8 others); Wed, 4 Jun 2014 12:07:43 -0400 Received: from mail-we0-f177.google.com ([74.125.82.177]:49708 "EHLO mail-we0-f177.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752102AbaFDQHm (ORCPT ); Wed, 4 Jun 2014 12:07:42 -0400 Received: by mail-we0-f177.google.com with SMTP id x48so8818593wes.36 for ; Wed, 04 Jun 2014 09:07:41 -0700 (PDT) X-Received: by 10.194.1.164 with SMTP id 4mr71474795wjn.17.1401898061539; Wed, 04 Jun 2014 09:07:41 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by mx.google.com with ESMTPSA id fq2sm10425695wib.2.2014.06.04.09.07.40 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 04 Jun 2014 09:07:40 -0700 (PDT) From: Peter Griffin To: peter.griffin@linaro.org, chris@printf.net, ulf.hansson@linaro.org, maxime.coquelin@st.com, patrice.chotard@st.com, srinivas.kandagatla@gmail.com Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v2 03/10] ARM: STi: DT: Add sdhci pins for stih416 Date: Wed, 4 Jun 2014 17:07:27 +0100 Message-Id: <1401898054-686-4-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1401898054-686-1-git-send-email-peter.griffin@linaro.org> References: <1401898054-686-1-git-send-email-peter.griffin@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.175 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This adds the required pin config for both SDHCI controllers on the stih416 SoC. Signed-off-by: Giuseppe Cavallaro Signed-off-by: Peter Griffin Acked-by: Lee Jones Acked-by: Maxime Coquelin --- arch/arm/boot/dts/stih416-pinctrl.dtsi | 39 ++++++++++++++++++++++++++++++++++ 1 file changed, 39 insertions(+) diff --git a/arch/arm/boot/dts/stih416-pinctrl.dtsi b/arch/arm/boot/dts/stih416-pinctrl.dtsi index 6252188..dad1f24 100644 --- a/arch/arm/boot/dts/stih416-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih416-pinctrl.dtsi @@ -467,6 +467,45 @@ }; }; }; + + mmc0 { + pinctrl_mmc0: mmc0 { + st,pins { + mmcclk = <&PIO13 4 ALT4 BIDIR_PU NICLK 0 CLK_B>; + data0 = <&PIO14 4 ALT4 BIDIR_PU BYPASS 0>; + data1 = <&PIO14 5 ALT4 BIDIR_PU BYPASS 0>; + data2 = <&PIO14 6 ALT4 BIDIR_PU BYPASS 0>; + data3 = <&PIO14 7 ALT4 BIDIR_PU BYPASS 0>; + cmd = <&PIO15 1 ALT4 BIDIR_PU BYPASS 0>; + wp = <&PIO15 3 ALT4 IN>; + data4 = <&PIO16 4 ALT4 BIDIR_PU BYPASS 0>; + data5 = <&PIO16 5 ALT4 BIDIR_PU BYPASS 0>; + data6 = <&PIO16 6 ALT4 BIDIR_PU BYPASS 0>; + data7 = <&PIO16 7 ALT4 BIDIR_PU BYPASS 0>; + pwr = <&PIO17 1 ALT4 OUT>; + cd = <&PIO17 2 ALT4 IN>; + led = <&PIO17 3 ALT4 OUT>; + }; + }; + }; + mmc1 { + pinctrl_mmc1: mmc1 { + st,pins { + mmcclk = <&PIO15 0 ALT3 BIDIR_PU NICLK 0 CLK_B>; + data0 = <&PIO13 7 ALT3 BIDIR_PU BYPASS 0>; + data1 = <&PIO14 1 ALT3 BIDIR_PU BYPASS 0>; + data2 = <&PIO14 2 ALT3 BIDIR_PU BYPASS 0>; + data3 = <&PIO14 3 ALT3 BIDIR_PU BYPASS 0>; + cmd = <&PIO15 4 ALT3 BIDIR_PU BYPASS 0>; + data4 = <&PIO15 6 ALT3 BIDIR_PU BYPASS 0>; + data5 = <&PIO15 7 ALT3 BIDIR_PU BYPASS 0>; + data6 = <&PIO16 0 ALT3 BIDIR_PU BYPASS 0>; + data7 = <&PIO16 1 ALT3 BIDIR_PU BYPASS 0>; + pwr = <&PIO16 2 ALT3 OUT>; + nreset = <&PIO13 6 ALT3 OUT>; + }; + }; + }; }; pin-controller-fvdp-fe {